




EM Microelectronic-Marin SA A Company of SMH



EM Microelectronic-Marin S.A.'s production and design facilities in Marin / Neuchâtel

History

Microelectronic-Marin was founded in 1975 as a division of the Swiss Ebauches Electronics S.A., which was a member of the ASUAG group of companies. It was the first major step this large Swiss watch manufacturing group took into the world of sophisticated microelectronics. Almost 10 years later this group merged with the SSIH group to form the new SMH, the largest Swiss group of companies manufacturing watches and microelectronics.

At the same time, the Microelectronic-Marin division was formed into an independent company, EM Microelectronic-Marin SA. With strong financial backing from this large industrial group, it has successfully developed into a leading position and is now considered one of the world's leading low-power, low-voltage CMOS manufacturers, 100% financed by Swiss capital. Investing enormous effort into research and development as well as into the continuous up-dating of production methods and equipment, EM has reached a high technological stand-

ard in low-power, low-voltage CMOS technology, which has been the key to the success of its products. Considering that integrated circuits have not only innovated watches and computers, but also dominate machine controls, industrial robots, medical, measuring, and chemical instrumentation, as well as processing controls, telecommunications, toys, and entertainment products, it has been a logical step forward for EM to increasingly expand its semiconductor activities from watch ICs into the field of industrial circuits. EM is striving to become a major supplier in the field of user-specific, customized and standard low-power, low-voltage CMOS circuits for the electronics industry, putting its design capabilities and its specific advanced technologies to good use. However, being one of the world's leading manufactu-

However, being one of the world's leading manufacturers of watch circuits, with a world market share of over 20% in analog watch ICs, EM will also continue to grow in this. its traditional. market.



Table of Contents

General Information	1
Quality Assurance and Reliability	2
Display Driver	3
Real Time Clock	4
Watch	5
Watchdog	6
Smart Reset	7
Regulator and Surveillance Functions	8
Interface	9
Contactless Identification Devices, CID	10
EMS Mixed-Mode Arrays	11
Other Services	12
Ordering Information	13
Offices, Distributors and Representatives	14



Important Notice

EM Microelectronic-Marin SA cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an EM Microelectronic-Marin SA product. EM Microelectronic-Marin SA reserves the right to change the circuitry and specifications without notice at any time. You are strongly urged to ensure that the information given has not been superseded by a more up-to-date version.



General Information

Table of Contents	Page
Quality Policy	1- 3
Selection Guide	
Display Driver	1 - 4
Real Time Clock	1 - 5
Watch	1 - 7
Watchdog	1 - 8
Smart Reset	1 - 10
Regulator and Surveillance Functions	1 - 13
Interface	1 - 16
Contactless Identification Devices (CID)	1 - 17
EMS Mixed-Mode Arrays	1 - 18





Quality Policy



EM MICROELECTRONIC-MARIN SA

Une société de SME

QUALITY POLICY

BY TOTAL COMMITMENT WE WILL IMPROVE TOWARDS THE HIGHEST QUALITY FOR PRODUCTS AND PROVIDE SERVICES THAT MEET OR EXCEED THE REQUIREMENTS OF OUR CUSTOMERS AND THE STANDARDS OF OUR COMPETITION.

The mission shall be accomplished within the framework of five underlying principles for continued emphasis on quality that shall guide company objectives, plans and activities.

- 1. Our aim is the total satisfaction of our customers' needs.
- 2. Management fixes the goals and supports the actions of quality improvement.
- 3. Quality is everyone's job.
- 4. Our goal is "zero defects".
- 5. We do it right the first time.

Quality & Reliability Manager

ront End Operations Manager

M. Muss.

President & General Manager

Rev. B / 26.11.90



Display Driver

ЕМ Туре	Features	Applications	Supply Voltage	Typ. current Consumption	Package
M 6003 01	Static LCD Driver, any layout 1-bit interface 32 segments On-chip oscillator	Automotive displays Utility meters Balances Battery powered products	$3 \le V_{DD} \le 15 V$	1.5 μA at 5 V	DIP40 PLCC44
M 6004 02	Static LCD Driver, any layout 1-bit interface 40 segments Crossfree cascadable	Automotive displays Utility meters Balances Battery powered products	$V_{DD}: 5 V \pm 10\%$ $5 \le V_{LCD} \le 12 V$	10 μA max. at 5 V	PLCC52
V 6118 8	Multiplex LCD Driver, any layout 1-bit interface 8-way max. (8 rows, 32 columns) Standby current: typ. 100 nA at 5 V Crossfree cascadable Independent LCD supply voltage Waveforms generated on chip, no external components required Display refresh on chip, 8 x 40 RAM for display storage Column driver only mode LCD updating synchronized to the LCD refresh signal BLANK function	Automotive displays Utility meters Balances Pagers	$2 \le V_{DD} \le 6V$ $2 \le V_{LCD} \le 7V$	100 μA at 7 V	QFP52 TAB
4	Same as V6118 8 except: • 4-way mux (4 rows, 36 columns) • 4 x 40 RAM for display storage				QFP52 TAB
2	Same as V6118 8 except: • 2-way mux (2 rows, 38 columns) • 2 x 40 RAM for display storage				QFP52 TAB



Real Time Clock

ЕМ Туре	Features	Applications	Supply Voltage	Typ. Current Consumption	Package
M 3002	■ RTC, 4-bit interface ■ 32 kHz quartz oscillator ■ Clock: counts from seconds to 99 years ■ Alarm: counts from seconds to 31 days ■ Timer: counts from seconds to 24 hours ■ Low current consumption: typ. 5 μA at 3 V ■ Access time 150 ns typical ■ Battery pin	POS terminals Telecom systems Control systems Data loggers	$2.4 \leq Bat. \leq 5.0 \text{ V} \\ 2.4 \leq V_{DD} \leq 5.5 \text{ V}$	6 μA at 5 V 5 μA at 3 V	DIP 16 SO16
M 3003	■ RTC, 4-bit interface ■ 32 kHz quartz oscillator ■ Clock: counts from seconds to 99 years ■ Alarm: counts from seconds to 31 days ■ Timer: counts from seconds to 24 hours ■ Low current consumption: typ. 5 μA at 3 V ■ Access time 150 ns typical ■ Power fail connection	POS terminals Telecom systems Control systems Data loggers	$2 \le V_{DD} \le 5.5 V$	12 μA at 5 V 5 μA at 3 V	DIP16 SO16
V 3021	RTC, 1-bit interface 32 kHz quartz oscillator Very low current consumption: typ, 800 nA at 3 V Max. 60 ns access time No busy states Clock: counts from seconds to 99 years No external capacitor required	White/Brown goods Pay phones POS terminals Hand-held systems	$2 \le V_{DD} \le 5.5 V$	800 nA at 3 V 1.3 μA at 5.5 V	DIP8 SO8
V 3022	RTC, 8-bit interface Built-in 32 kHz crystal with digital trimming and temperature compensation facilities Sleep mode current consumption: typ. 1.2 µA at 3 V Max. 60 ns access time Universal interface compatible with both Intel and Motorola No busy states Power fail input BUS can be tri-state when PF active 12 or 24 hours data formats Time to 1/100 of a second Programmable interrupts Alarm programmable up to one month	Industrial controllers Alarm systems PABX and tele- com systems Hand-held systems Data loggers	$2 \le V_{DD} \le 5.5 V$	1.2 μA at 3 V 2 μA at 5.5 V	DIP18 SO28



Real Time Clock

ЕМ Туре	Features	Applications	Supply Voltage	Typ. Current Consumption	Package
V 3023	RTC, 8-bit interface Built-in 32 kHz crystal with digital trimming and temperature compensation facilities 16 bytes of user RAM Can be synchronized to 50 Hz or nearest sec./min. Sleep mode current consumption: typ. 1.2 µA at 3 V Max. 60 ns access time Universal interface compatible with both Intel and Motorola No busy states Power fail input BUS can be tri-state when PF active 12 or 24 hours data formats Time to 1/100 of a second Programmable interrupts Alarm programmable up to one month	Industrial controllers Alarm systems PABX and tele- com systems Hand-held systems Data loggers	$2 \le V_{DD} \le 5.5 V$	1.2 μA at 3 V 2 μA at 5.5 V	DIP18 SO28



Watch

ЕМ Туре	Features	Applications	Supply Voltage	Typ. Current Consumption	Package
H 1063	32 kHz quartz oscillator Digital trimming Low current consumption: typ. 800 nA Low output impedance for bipolar stepping motor Programmable alarm functions	Analog clocks	$1.1 \le V_{DD} \le 1.8 V$	2 μA max. at 1.8 V	CHIP
H1137	32 kHz quartz oscillator High oscillator stability Very low current consumption: typ. 250 nA Low output impedance for bipolar stepping motor Programmable motor period and motor pulse width Mirror version of the H 1127	Analog watches	$1.2 \le V_{DD} \le 1.8 V$	350 nA max. at 1.55 V	CHIP
H 1127	Mirror version of the H 1137	<u> </u>			
H 1344	 32 kHz quartz oscillator Low current consumption: typ. 700 nA Low output impedance for bipolar stepping motor Programmable alarm functions 	Analog clocks	$1.1 \le V_{DD} \le 1.8 V$	2 μA max. at 1.8 V	CHIP DIP8
H 5050	4,19 MHz quartz oscillator LCD BIAS voltages: - adjustable via E ² PROM - with temperature compensation 12 or 24 hour display mode High electromagnetic immunity	Digital car clocks	$3 \le V_{DD} \le 6 V$	700 μ A at $V_{DD} = 5 V$	SO28
1H 2H 4H	1 Hz auto-increment 2 Hz auto-increment 4 Hz auto-increment				



Watchdog

ЕМ Туре	Features	Applications	Supply Voltage	Typ. Current Consumpt.	Package
A2 A3 B1 B2 B3	Low voltage alarm prior to reset Automatic reset initialized on power-up Remains in reset after timeout - Fail safe Outputs guaranteed down to V _{DD} = 1.5V Standard timeout period (10 ms) or externally programmable Monitored Voltage Thresholds (V) Open drain outputs 2.25, 2.00, 1.75 at V _{DD} = 5 V 2.00, 1.95, 1.90 independent from V _{DD} Push-pull outputs 9.00, 8.00, 7.00 at V _{DD} = 5 V 2.25, 2.00, 1.75 at V _{DD} = 5 V 2.00, 1.95, 1.90 independent from V _{DD}	POS terminals Automotive electronics White goods	$1.5 \le V_{DD} \le 5.5 V$	50 μA at 5 V	DIP8 SO8
H 6060 14 16 15	Low voltage alarm prior to reset Automatic reset initialized on power-up Self-recovering reset after timeout Outputs guaranteed down to V _{DD} = 1.6V Standard timeout period (100 ms) or externally programmable Monitored Voltage Thresholds (V) Push-pull outputs 2.25, 2.00, 1.75 at V _{DD} = 5 V 2.00, 1.95, 1.90 independent from V _{DD} Open drain outputs 2.00, 1.95, 1.90 independent from V _{DD}	POS terminals Automotive electronics White goods	$1.6 \le V_{DD} \le 5.5 V$	80 μA at 5 V	DIP8 SO8
H 6061	Low voltage alarm prior to reset Automatic reset initialized on power-up Self-recovering reset after timeout Outputs guaranteed down to V _{DD} = 1.6V Standard timeout period (100 ms) or externally programmable Monitored Voltage Thresholds (V) Open drain outputs 1.54, 1.50, 1.46 independent from V _{DD}	POS terminals Telephone handsets Modems	$2.7 \le V_{DD} \le 5.25 \text{ V}$	80 μA at 5 V	DIP8 SO8
V 6130	$ \begin{array}{l} \bullet \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	Industrial electronics Cellular telephones Security systems Battery power- ed products	$3 \le V_{DD} \le 5.5 V$	55μ A at $5.5 V$ with $R_{EXT} = 100 kΩ$	DIP8 SO8
V 6133	 Voltage and software monitoring 3 chip select disable circuits Standby mode: typ. 22 μA at 5 V Reset output guaranteed down to V_{DD} = 1.2 V Programmable reset threshold Voltage reference accuracy ± 1.5% Programmable delays for P.O.R. and W.D. windows Time base accuracy ± 10% (over the full temperature range) ENABLE function TTL/CMOS compatibility 	Industrial electronics Cellular telephones Security systems Battery power- ed products	$3 \le V_{DD} \le 5.5 V$	55μ A at $5.5 V$ with $R_{EXT} = 100 kΩ$	DIP14 SO14



Watchdog

ЕМ Туре	Features	Applications	Supply Voltage	Typ. Current Consumpt.	Package
V 6150	• Voltage and software monitoring • Standby mode: typ. $23 \mu\text{A}$ at 5 V • Reset output guaranteed down to $V_{\text{DD}} = 1.2 \text{V}$ • Programmable reset threshold • Voltage reference accuracy $\pm 3\%$ • Programmable delays for P.O.R. and W.D. windows • Time base accuracy $\pm 10\%$ (over the full temperature range) • ENABLE function • TTL / CMOS compatibility $\overline{\text{EN}} = \text{push-pull}$; RES = open drain	Automotive electronics Cellular telephones Security systems Battery power- ed products	$3 \le V_{DD} \le 5.5 V$	$75 \mu\text{A}$ at 5.5 V with $R_{\text{EXT}} = 100 \text{k}\Omega$	DIP8 SO8
V 6170	$ \begin{array}{l} \bullet \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	Industrial electronics Cellular telephones Security systems Battery power- ed products	$3 \le V_{DD} \le 5.5 V$	$\begin{array}{l} 55\mu\text{A}\text{at}5.5\text{V}\\ \text{with}\\ \text{R}_{\text{EXT}} = 100\text{k}\Omega \end{array}$	DIP8 SO8
V 6173	Voltage and software monitoring chipselect disable circuits Standby mode: typ. 24 µA at 5 V Reset output guaranteed down to V _{DD} = 1.2 V Programmable reset low threshold Voltage window, high threshold 5.9 V Voltage reference accuracy ± 1.5% Programmable delays for P.O.R. and W.D. windows Time base accuracy ± 10% (over the full temperature range) ENABLE function TTL/CMOS compatibility	Industrial electronics Cellular telephones Security systems Battery power- ed products	$3 \le V_{DD} \le 5.5 V$	$55 \mu A at 5.5 V$ with $R_{EXT} = 100 kΩ$	DIP14 SO14



Smart Reset

ЕМ Туре	Features	Applications	Supply Voltage	Typ. Current Consumpt.	Package
H 6052	Clear microprocessor start on power-up Reset output guaranteed down to Vpp = 1.6 V On-chip oscillator No external components required Reset output Reset output	Automotive electronics White/Brown goods Industrial systems	$1.6 \le V_{DD} \le 5.5 V$	80 μA at 5 V	TO-92 SOT-223
V 6300 ABCDEF GHIJKL MNOPQR	 Clear microprocessor start on power-up Reset output guaranteed down to V_{DD} = 1.0 V On-chip oscillator, no external components required Very low current consumption: 3.0 μA at 5 V Pin-out compatible with DS 1233A Monitored Voltage Thresholds Reset active low, push-pull 2.0 V¹¹ 2.4 V¹¹ 2.8 V¹¹ 3.5 V¹¹ Reset active high, push-pull 2.0 V¹¹ 2.4 V¹¹ 2.8 V¹³ 3.5 V¹¹ Reset active high, push-pull 2.0 V¹¹ 4.5 V¹¹ Reset active low, open drain 2.0 V¹¹ 2.4 V¹¹ 2.8 V 3.5 V¹ Reset active low, open drain 2.0 V¹¹ 2.4 V¹¹ 2.8 V 3.5 V¹ 4.0 V¹¹ 4.5 V¹¹ 	Automotive electronics Industrial electronics Telecom systems Hand-held systems	$1 \le V_{DD} \le 8V$	1.5 μA at 2 V 3.0 μA at 5 V 5.2 μA at 8 V	TO-92 SOT-223

¹⁾ Non-stock items, minimum order 30k pieces



Smart Reset

ЕМ Туре	Features	Applications	Supply Voltage	Typ. Current Consumpt.	Package
V 6310	Clear microprocessor start on power-up Reset output guaranteed down to V _{DD} = 1.0 V On-chip oscillator, no external components required Very low current consumption: 3.0 µA at 5 V Pin-out compatible with DS 1233A	Automotive electronics Industrial electronics Telecom systems Hand-held systems	$1 \le V_{DD} \le 8 V$	1.5 μA at 2 V 3.0 μA at 5 V 5.2 μA at 8 V	TO-92 SOT-223
ABCDEF GI-JKL EZOPGR	Monitored Voltage Windows • Reset active low, push-pull 2.0 to 6 V¹¹ 2.4 to 6 V¹¹ 2.8 to 6 V¹¹ 4.0 to 6 V¹¹ 4.0 to 6 V¹¹ 4.5 to 6 V¹¹ 4.5 to 6 V¹¹ 2.8 to 6 V¹¹ 2.8 to 6 V¹¹ 2.8 to 6 V¹¹ 2.8 to 6 V¹¹ 3.5 to 6 V¹¹ 4.5 to 6 V¹¹ 2.8 to 6 V¹ 2.8 to 6 V¹ 3.5 to 6 V¹¹ 2.8 to 6 V¹ 4.5 to 6 V¹¹				
V 6320 ABCDEF GHIJKL MNOPQR	Clear microprocessor start on power-up Reset output guaranteed down to V _{DD} = 1.0 V On-chip oscillator, no external components required Very low current consumption: 3.0 µA at 5 V Pin-out compatible with MC 33064 Monitored Voltage Thresholds Reset active low, push-pull 2.0 V¹¹ 2.4 V¹¹ 2.8 V¹¹ 3.5 V¹¹ 4.0 V¹¹ 4.5 V¹¹ Reset active high, push-pull 2.0 V¹¹ 2.4 V¹¹ 2.8 V¹¹ 3.5 V¹ 4.0 V¹¹ 4.5 V¹¹ Reset active high, push-pull 2.0 V¹¹ 2.8 V¹¹ 3.5 V¹¹ 4.0 V¹¹ 4.5 V¹¹ Reset active low, open drain 2.0 V¹¹ 2.4 V¹¹ 2.8 V¹¹ 3.5 V¹ 4.0 V¹¹ 4.5 V¹ Reset active low, open drain 2.0 V¹¹ 2.8 V¹¹ 3.5 V¹ 4.0 V¹¹ 4.5 V¹ Reset active low, open drain 2.0 V¹¹ 2.8 V¹¹ 3.5 V¹ 4.0 V¹¹ 4.5 V¹ Reset active low, open drain 2.0 V¹¹ 2.8 V¹¹ 3.5 V¹ 4.0 V¹¹ 4.5 V	Automotive electronics Industrial electronics Telecom systems Hand-held systems	$1 \le V_{DD} \le 8 V$	1.5 μA at 2 V 3.0 μA at 5 V 5.2 μA at 8 V	TO-92

¹⁾ Non-stock items, minimum order 30k pieces



Smart Reset

ЕМ Туре	Features	Applications	Supply Voltage	Typ. Current Consumpt.	Package
V 6330 ABCCDEFGHIJKL MNOOP	Clear microprocessor start on power-up Reset output guaranteed down to V _{DD} = 1.0 V On-chip oscillator, no external components required Very low current consumption: 3.0 μA at 5 V Pin-out compatible with MC 33064 Monitored Voltage Windows Reset active low, push-pull 2.0 to 6 V¹) 2.4 to 6 V¹) 4.5 to 6 V¹) 4.5 to 6 V¹) 4.5 to 6 V¹) 8. Reset active high, push-pull 2.0 to 6 V¹) 2.4 to 6 V¹) 3.5 to 6 V¹) 4.5 to 6 V¹) 8. Reset active high, push-pull 2.0 to 6 V¹) 2.4 to 6 V¹) 3.5 to 6 V¹) 4.5 to 6 V¹) 3.5 to 6 V¹) 4.5 to 6 V¹) 3.5 to 6 V¹) 4.5 to 6 V¹) 3.5 to 6 V¹) 4.5 to 6 V¹)	Applications Automotive electronics Industrial electronics Telecom systems Hand-held systems	Voltage $1 \le V_{DD} \le 8V$	Consumpt. 1.5 μA at 2 V 3.0 μA at 5 V 5.2 μA at 8 V	TO-92
Q R	4.0 to 6 V ¹⁾ 4.5 to 6 V ¹⁾				

¹⁾ Non-stock items, minimum order 30k pieces



Regulator and Surveillance Functions

ЕМ Туре	Features	Applications	Supply Voltage	Typ. Current Consumpt.	Package
A 6130	 Voltage and software monitoring Standby mode: typ. 100 μA Highly accurate 5 V / 100 mA guaranteed output Low dropout voltage, typically 250 mV at 100 mA Unregulated voltage input can withstand – 20 V reverse battery and +60 V power transients Regulated voltage accuracy ± 1% Current limiting Reset output guaranteed down to V_{OUTPUT} = 1.2 V Programmable reset threshold Voltage reference accuracy ± 1.5% Programmable delays for P.O.R. and W.D. windows Time base accuracy ± 10% (over the full temperature range) ENABLE function TTL/CMOS compatibility 	Cellular telephones Security systems Battery power- ed products High efficiency linear power supply	$3.36 \le V_{\text{INPUT}} \le 26 \text{ V}$	155 μ A at V_{INPUT} = 6 V with R_{EXT} = 100 kΩ	DIP8 SO8
A 6133	Voltage and software monitoring Schip select disable circuits Standby mode: typ. 100 µA Highly accurate 5 V / 100 mA guaranteed output Low dropout voltage, typically 250 mV at 100 mA Unregulated voltage input can withstand –20 V reverse battery and +60 V power transients Regulated voltage accuracy ± 1% Current limiting Reset output guaranteed down to VOUTPUT = 1.2 V Programmable reset threshold Voltage reference accuracy ± 1.5% Programmable delays for P.O.R. and W.D. windows Time base accuracy ± 10% (over the full temperature range) ENABLE function TTL/CMOS compatibility	Cellular telephones Security systems Battery power- ed products High efficiency linear power supply	$3.36 \le V_{INPUT} \le 26 V$	155 μ A at $V_{INPUT} = 6 V$ with $R_{EXT} = 100 k\Omega$	DIP14 SO14
V 6139	Low power digitally programmable voltage regulator, 5 V, 3 V, or 2 V Supply current 12 μA max. with: V _{IN} = 10 V, V _{OUT} = 5 V, I _L = 50 mA Low dropout voltage, 4 mV at I _L = 100 μA Short circuit and thermal protection Battery fail warning, regulator input tested Reset guaranteed down to V _{OUT} = 1.5 V 32 kHz crystal oscillator, high stability No external capacitor required with crystal	Pagers and cordless telephones Security systems Battery power- ed products	$ 2 \le V_{IN} \le 10 \text{ V} $ $ 1.5 \le V_{OUT} \le 6 \text{ V} $	7 μA at 7 V	DIP16 SO16



Regulator and Surveillance Functions

ЕМ Туре	Features	Applications	Supply Voltage	Typ. Current Consumpt.	Package
A 6150	Voltage and software monitoring Standby mode: typ. 100 μA Highly accurate 5 V 100 mA guaranteed output Low dropout voltage, typically 250 mV at 100 mA Unregulated voltage input can withstand −20 V reverse battery and +60 V power transients Regulated voltage accuracy ± 1% Current limiting Reset output guaranteed down to VOUTPUT = 1.2 V Programmable reset threshold Voltage reference accuracy ± 3% Programmable delays for P.O.R. and W.D. windows Time base accuracy ± 10% (over the full temperature range) ENABLE function TTL/CMOS compatibility EN = push-pull: RES = open drain	Automotive electronics Cellular telephones Security systems Battery power- ed products High efficiency linear power supply	$3.36 \le V_{INPUT} \le 26 V$	$175 \mu\text{A} \text{at}$ $V_{\text{INPUT}} = 6 \text{V}$ with $R_{\text{EXT}} = 100 \text{k}\Omega$	DIP8 SO8
A 6170	 Voltage and software monitoring Standby mode: typ. 100 μA Highly accurate 5 V / 100 mA guaranteed output Low dropout voltage, typically 250 mV at 100 mA Unregulated voltage input can withstand -20 V reverse battery and +60 V power transients Regulated voltage accuracy ± 1% Current limiting Reset output guaranteed down to V_{OUTPUT} = 1.2 V Programmable reset low threshold Voltage window, high threshold 5.9 V Voltage reference accuracy ± 1.5% Programmable delays for P.O.R. and W.D. windows Time base accuracy ± 10% (over the full temperature range) ENABLE function TTL/CMOS compatibility 	Industrial electronics Security systems Telecom systems Hand-held systems High efficiency linear power supply	$3.36 \le V_{\text{INPUT}} \le 26 \text{ V}$	155 μ A at V _{INPUT} = 6 V with R _{EXT} = 100 kΩ	DIP8 SO8



Regulator and Surveillance Functions

ЕМ Туре	Features	Applications	Supply Voltage	Typ. Current Consumpt.	Package
A 6173	Voltage and software monitoring 3 chip select disable circuits Standby mode: typ. 100 Highly accurate 5 V / 100 mA Highly accurate 5 V / 100 mA Highly accurate 5 V / 100 mA Unregulated output Low dropout voltage, typically 250 m X at 100 mA Unregulated voltage input can withstand − 20 V reverse battery and +60 V power transients Regulated voltage accuracy ± 1% Current limiting Reset output guaranteed down to VoutPut = 1.2 V Programmable reset low threshold voltage window, high threshold 5.9 V Voltage reference accuracy ± 1.5% Programmable delays for P.O.R. and W.D. windows Time base accuracy ± 10% (over the full temperature range) ENABLE function TTL/CMOS compatibility	Industrial electronics Security systems Telecom systems Hand-held systems High efficiency linear power supply	$3.36 \le V_{\text{INPUT}} \le 26 \text{V}$	155 μ A at V _{INPUT} = 6 V with R _{EXT} = 100 kΩ	DIP14 SO14
A 6300	Voltage monitoring Low current consumption: typ. 100 µA Highly accurate 5 V/100 mA guaranteed output Low dropout voltage, typically 250 mV at 100 mA Unregulated voltage input can withstand -20 V reverse battery and +60 V power transients Regulated voltage accuracy ± 1% Current limiting Reset output guaranteed down to V _{DD} = 1.0 V Clear microprocessor start on power-up On-chip oscillator, no external components required	Automotive electronics Industrial electronics Security systems Telecom systems Hand-held systems High efficiency linear power supply	$2.3 \le V_{INPUT} \le 26 V$	100 µA at V _{INPUT} = 6 V	DIP8 SO8
AA AB AC AD AG AH AI AK AN AO AQ	3.5 V ¹⁾ 4.0 V ¹⁾ • Reset active high, push-pull 2.0 V ¹⁾ 2.4 V ¹⁾ 3.5 V ¹⁾ 4.0 V ¹⁾ • Reset active low, open drain 2.0 V ¹⁾ 2.4 V ¹⁾ 2.8 V ¹⁾ 3.5 V				

¹⁾ Non-stock items, minimum order 20k pieces



Interface

ЕМ Туре	Features	Applications	Supply Voltage	Typ. Current Consumption	Package
V 6910 ¹⁾	DUAL Two Channel Level Shifter 4 separated input / output power supplies 4 inputs (TTL compatible) 2 Output Enable control Standby current: typ. 100 nA at V _{DD} = V _{CC} 10 V Maximum frequency 8 MHz TTL/CMOS compatibility Open drain output Push-pull output	Industrial electronics Battery powered products	$\begin{array}{l} 1.5 \leq V_{DD} \leq 10 \text{ V} \\ 1.5 \leq V_{CC} \leq 10 \text{ V} \end{array}$	$\begin{array}{l} I_{DD}\left(1.5\text{V}\right)=4\mu\text{A}\text{ and }\\ I_{CC}\left(1.5\text{V}\right)=40\mu\text{A}\text{ at }\\ 500\text{kHz}\text{ on the inputs} \\ I_{DD}\left(10\text{V}\right)=40\mu\text{A}\text{ and }\\ I_{CC}\left(10\text{V}\right)=1.2\text{mA}\text{ at }\\ 500\text{kHz}\text{ on the inputs} \end{array}$	DIP16 SO16
V 6912 1)	Two Channel Level Shifter see 2 separated input/output power supplies plant (TTL compatible) Output Enable control Standby current: typ. 50 nA at V _{DD} = V _{CC} 10 V Maximum frequency 8 MHz TTL/CMOS compatibility	Industrial electronics Battery powered products	$1.5 \le V_{DD} \le 10 \text{ V}$ $1.5 \le V_{CC} \le 10 \text{ V}$	I_{DD} (1.5 V) = 2 μ A and I_{CC} (1.5 V) = 20 μ A at 500 kHz on the inputs I_{DD} (10 V) = 20 μ A and I_{CC} (10 V) = 600 μ A at 500 kHz on the inputs	DIP8 SO8
10 20	Open drain output Push-pull output				
V 6915 ¹⁾	DUAL Two Channel Level Shifter 4 separated input / output power supplies 4 inputs with Schmitt Trigger 2 Output Enable control High noise immunity Standby current: typ. 100 nA at V _{DD} = V _{CC} 10 V Maximum frequency 5 MHz Output CMOS compatibility Open drain output Death and noutput	Industrial electronics Battery powered products	$\begin{array}{l} 1.5 \leq V_{DD} \leq 10 V \\ 1.5 \leq V_{CC} \leq 10 V \end{array}$	$\begin{array}{l} I_{DD}\left(1.5\mathrm{V}\right) = 4\mu\mathrm{A}~\mathrm{and}\\ I_{CC}\left(1.5\mathrm{V}\right) = 40\mu\mathrm{A}~\mathrm{at}\\ 500~\mathrm{kHz}~\mathrm{on}~\mathrm{the}~\mathrm{inputs} \\ I_{DD}\left(10\mathrm{V}\right) = 60\mu\mathrm{A}~\mathrm{and}\\ I_{CC}\left(10\mathrm{V}\right) = 1.2~\mathrm{mA}~\mathrm{at}\\ 500~\mathrm{kHz}~\mathrm{on}~\mathrm{the}~\mathrm{inputs} \end{array}$	DIP16 SO16
V 6917 1)	Push-pull output Two Channel Level Shifter 2 separated input / output power supplies 2 inputs with Schmitt Trigger Output Enable control High noise immunity Standby current: typ. 50 nA at V _{DD} = V _{CC} 10 V Maximum frequency 5 MHz Output CMOS compatibility	Industrial electronics Battery powered products	$1.5 \le V_{DD} \le 10 \text{ V}$ $1.5 \le V_{CC} \le 10 \text{ V}$	$I_{DD}(1.5 \text{ V}) = 2 \mu\text{A}$ and $I_{CC}(1.5 \text{ V}) = 20 \mu\text{A}$ at 500 kHz on the inputs $I_{DD}(10 \text{V}) = 30 \mu\text{A}$ and $I_{CC}(10 \text{V}) = 600 \mu\text{A}$ at 500 kHz on the inputs	DIP8 SO8
10 20	Open drain output Push-pull output				

¹⁾ Non-stock items, minimum order 50k pieces



Contactless Identification Devices (CID)

ЕМ Туре	Features	Applications	Supply Voltage	Typ. Current Consumpt.	Package
H 4001	Read-only contactless identification IC 64-bit memory array, laser programmable Full wave rectifier Voltage limiter Data transmission by amplitude modulation Manchester or PSK coding	Industrial transponder Car immobilizer Animal identification Access control	Supplied via electroma- gnetic field		·
H 4003	Read-only contactless identification IC 64-bit memory array, laser programmable Full wave rectifier Voltage limiter Data transmission by amplitude modulation Manchester or PSK coding 170 pF ± 2% resonant C on chip	ISO format contactless identification cards	Supplied via electroma- gnetic field		
Contact- less Button 125 kHz	This contactless button is an application of the H 4001 • Material: mix PUR / mat PVC on both sides • Colour: white • Outside dimensions: 28 mm diam. x 1.5 mm thick • Temperature stability: -35 to +60°C • Electronic characteristics: - EM H 4001, 64 bit read-only integrated circuit - Manchester code - Coil, L = 2 mH ± 3% - Chip capacitor, C = 820 pF ± 5% • Resonance frequency: 125 kHz ±10% • Typical reading distance: 0 to 180 mm depending on reader performance and coil characteristics On request: • Resonant frequency tolerance ± 5% • PSK code	Access control Identification systems			
ISO - Contact- less Chipcard 125 kHz	This contactless chip-card is an application of the H 400x • Material: mix PUR / bright PVC on both sides • Colour: white • Physical characteristics: - Dimensions, bending and torsion properties according to ISO norm 7816-1 - Temperature stability: – 35 to +50°C • Electronic characteristics: - EM H 400x, 64 bit read-only integrated circuit - Manchester code • Resonant frequency: 125 kHz ±8% • Typical reading distance: 0 to 500 mm depending on reader performance and coil characteristics On request: • Both sides of the card can be printed according to customer requirements • Resonant frequency tolerance ±3% • PSK code	Access control Identification systems			



EMS Mixed-Mode Arrays

ЕМ Туре	Description Features	Applications	Supply Voltage	Gate Complex.	Package
V 83nn ²⁾	EMS V8300 Series is a family of transistor arrays for analog/digital applications, with limited capability in the analog domain. Its internal organization is based on a "Sea-of-Gates" architecture offering a high degree of design flexibility and performance. This series is especially suitable for low-voltage, low-power digital applications. It is aimed to cost-effectively satisfy the digital and mixed-mode circuit requirements of up to 6,000 gate complexity. Mixed analog-digital family 2 μ Double-metal, low-voltage CMOS technology Low power dissipation Typical gate delay of 1.6 ns at C = 0.1 pF, 4.5 V, 85°C Low power quartz oscillator Fast turn-around time Low development cost	Industrial control and automation Consumer Medical	$1 \le V_{DD} \le 6V$		DIL8 to DIL64 SO8 to SO32 PLCC20 to PLCC84 QFP44 to QFP128 Chip form and other packages on request
06 09 12 16 20 23 26				300 700 1300 2600 4000 5200 6800	24 36 48 64 80 92
V 84nn ²)	EMS V8400 Series is a family of arrays designed to meet mixed analog-digital circuit requirements. In addition to their "Sea-of-Gates" core, a dedicated analog array field is added, consisting of passive elements such as resistors, capacitors, lateral pnp's and long-channel transistors. A fully integrated, low-power amplitude-regulated quartz oscillator and a temperature compensated bandgap voltage reference are available. Due to its specific architecture, the EMS V8400 Series offers an excellent performance in mixed mode applications. Mixed analog-digital family 2μ Double-metal, low-voltage CMOS technology Low power dissipation Typical gate delay of 1.6 ns at C = 0.1 pF, 4.5 V, 85°C Temperature compensated voltage reference Low power quartz oscillator Fast turn-around time	Industrial control and automation Consumer Medical	$1 \le V_{DD} \le 6 V$		DIL8 to DIL64 SO8 to SO32 PLCC20 to PLCC84 QFP44 to QFP128 Chip form and other packages on request
nn ²⁾ 06 09 12 16 20 23 26				190 590 1000 2300 3400 4700 6300	Pads 24 36 48 64 80 92 104

²⁾ n or nn stands for the version



		Page
1.	Management Responsibility	2-4
2.	Quality System	2-4
3.	Contract Review	2-4
4.	Design Control	2-4
5.	Document Control	2-5
6.	Purchasing	2-5
7.	Purchaser Supplied Product	2-5
8.	Product Identification and Traceability	2-5
9.	Process Control	2-5
0.	Inspection and Testing	2-5
11.	Inspection, Measuring and Test Equipment	2-6
2.	Inspection and Test Status	2-6
١3.	Control of Non-Conforming Product	2-6
١4.	Corrective Actions	2-6
15.	Handling, Storage, Packaging and Delivery	2-6
۱6.	Quality Records	2-6
١7.	Internal System Audit	2-7
18.	Training	2-7
19.	Servicing after Sales	2-7
20.	Statistical Techniques	2-7



THE EUROPEAN NETWORK FOR QUALITY SYSTEM ASSESSMENT AND CERTIFICATION

This is to state that

EM Microelectronic-Marin SA CH-2074 Marin-Epagnier

Toute I'entreprise holds the Quality System Certificate

Reg. No 10388-01

for the standard from the ISO 9000 / EN 29000 series, and the scope as specified therein

Signed for and on behalf of EQNet member

Swiss Association for Quality Assurance Certificates (SQS) The managing director:

Validity of the certificate: 16.03.1992 to 15.03.1995

■ EQNet members are: ■

AENOR Spain AFAQ France AIB-Vincotte Belgium BSI QA United Kingdom
CISQ Italy DS Denmark DQS Germany ELOT Greece IPQ Portugal KEMA Netherlands
NCS Norway NSAI Ireland ÖQS Austria SFS Finland SIS Sweden SQS Switzerland

The issuing member holds all other EQNet members harmless for any claims arising from the existence of this document





Schweizerische Vereinigung für Qualitätssicherungs-Zertifikate **Swiss Association for Quality Assurance Certificates**

The SQS hereby certifies that the firm named below is equipped with a Quality System which meets the international Standards of Quality Management and Quality Systems (series ISO 9000/EN 29000).

EM Microelectronic-Marin SA

Based upon the result of the certification audit, the SQS awards

the SQS Certificate, Category ISO 9001/EN 29 001

In the course of the certification audit by SQS, it was established that the firm's Quality System is complete and appropriate, maintained and applied, and also meets the requirements of the above mentioned international standards and model.

This SOS-Certificate is valid for three years.

Berne, 16 March 1992 This SQS Certificate is valid until and including 15 March 1995

For the Secretariat:

For the Board:



1. Management Responsibility

The Management of EM Microelectronic-Marin S.A. have engaged themselves to provide all services in a manner which not only conforms to contractual and regulatory requirements but also meets the total satisfaction of its customers' needs.

Employees are trained to know, understand and discharge their individual quality responsibilities in all areas of their work activity.

Management efficiency is evaluated once a year in accordance with a defined evaluation means and criteria

Tasks and responsibilities are clearly defined indicating the sharing out of authority and responsibilities.

2. Quality System

The Quality System that has been established at EM Microelectronic-Marin S.A. is based on the International Standard ISO 9001 "Quality Systems - Model for Quality Assurance in Design, Production, Installation and Servicing".

The schematic representation of the quality system is shown in Fig. 1.

- A. The QA manual consists of the quality policy, the objectives and principles which emanate from it to guarantee the required quality of products and services, the manufacturing organisation and the task and responsibility allocations with respect to quality assurance at all levels of the company.
- B. Organisational procedures, containing the management and technical "know-how".
- Detailed description of organisational rules and work practices.
- D. Run cards, forms, auxiliary means.

3. Contract Review

Contracts are reviewed using the criteria

- a) Work scope
- b) Customer specifications
- Relevant national, European, international and / or U.S. MIL standards and procedures
- d) Technical feasibility
- e) Delivery schedule

Order acceptance is the responsibility of the Order Acceptance Meeting where all assigned personnel confirm that all criteria for their department / discipline can be met.

4. Design Control

The design control is required to ensure the complete fulfilment of all technical, programme and contractual requirements during the design and development of new products or processes.

Process Development


The process development steps include acceptance of process specifications, pilot production and characterization.

Product Development

The Design Initiation stage assesses the total resources required to accomplish each design project prior to its acceptance.

The Design Rules ensure that in all respects, IC layout comply with the Design Rules appropriate to the design and technology.

The Design Reviews ensure that all necessary interfaces between design and other internal departments and customers are properly established and maintained by means of Design Reviews. All relevant technical details, quality requirements and programme constraints are reviewed.





Qualification Program

Device, process and package qualification programs are thoroughly documented and required failure rate criteria are established as part of the development cycle. Only engineering samples are allowed to be delivered without meeting the qualification criteria. The qualification programs have their basis and are in accordance with MIL-STD-883.

For example, the following is a list of tests necessary for product qualification.

- Design Verification. It includes simulation, design and electrical rule checking, design acceptance (including viability in user applications).
- Test Programm Verification to check the test coverage and guard bands.
- Verification of Customer requirements, Device Specification and performance in the whole temperature range.

Sample of the first 3 lots must pass these tests:

- 4) 125°C operating life, 1000 hours.
- 5) 150°C data retention, 1000 hours, for memory
- 6) Temperature cycling -40 / +85°C, 1000 cycles.
- 7) THB. 85°C / 85% RH with bias, 1000 hours.
- 8) Pressure pot, 168 hours.
- E.S.D. (1.5 kΩ / 100 pF), 1000 V at all pins. Many devices have higher E.S.D. ratings, consult the product data sheet.
- Static Latch-up sensitivity, ± 30 mA on all inputs / outputs.
- 11) Dynamic Latch-up sensitivity, \pm 50 V on all inputs / outputs with 220 pF, 50 Ω .

5. Document Control

Document Control includes the control and distribution of all specifications, procedures, drawings and work instructions required for materials, subcontracted products or services, design, manufacture, inspection and testing of product. These documents provide the basis for the design and manufacture of a consistent and reliable product.

All changes to documents shall be implemented in writing, reviewed and approved by the manager of the responsible department and the Quality Management. Distribution of documents is in accordance with two different types of marking on the specifications:

- a) "Valid Copy" with uptdating service provided to the recipient, controlled copy.
- "Valid Copy" and "Uncontrolled Copy" stamps indicates that no update service is provided when changes occur.

6. Purchasing

Vendor and subcontractor surveys are performed prior to their use to determine the potential vendor's quality capabilities and to ascertain the effectiveness and extent of their quality system. Vendors and subcontractors are then evaluated / audited on their ability to meet defined requirements including quality requirements.

Following satisfactory initial approval, suppliers and subcontractors are placed on the approved vendors list. Suppliers and Subcontractors are quarterly evaluated on the basis of the incoming inspection results and delivery times.

7. Purchaser Supplied Product

All customer supplied materials are examined at entry for transit damage, completeness and correct type, proper identification, quantity and visual quality. In special cases, the initial control may include electrical testing. Records are maintained of the receiving inspection results including arrangements made with the supplier for the return of any non-conforming, damaged or surplus to delivery material.

8. Product Identification and Traceability

Each product is identified through all stages of manufacture, repair or rework to final despatch.

The traceability is assured by the run card which is attached to the lot during manufacturing and by the information stored in a data base. The unique identification is recorded on all documents such as manufacturing run cards, process travellers, inspection and test records.

9. Process Control

Process quality control consists of routine monitoring of important process parameters such as resistivities, oxide thickness, mask alignment, dimensional checks, defect densities, bump parameters, bond strength and shear test measurements.

Statistical process charts are employed to record variability and highlight adverse trends. In addition, visual inspection of material is carried out at all stages of manufacture

Regular reliability monitoring is implemented to assure continued uniformity of product reliability.

Periodic environmental and endurance testing are performed in accordance with US MIL STD or International (ISO) standard specifications.

Reliability assessment includes:

- a) static life test
- b) operating life test
- c) high temperature bake
- d) humidity bias test
- e) autoclave
- temperature cycle

10. Inspection and Testing

Receiving Inspection

All incoming materials used directly in the manufacture of EM products and those indirect materials that are specified as requiring incoming inspection are subject to



receiving inspection and approval in accordance with applicable specifications and / or drawings.

In-process Inspection and Testing

Quality control inspections are performed as either monitor or gate functions.

All in-process inspections, controls, measurements and tests are carried out in accordance with the requirements of the appropriate flow charts, quality plans and internal specifications.

Final Inspection and Testing

At the completion of all manufacturing operations each product lot is subjected to a final control. A random sample is selected from the lot to be released in accordance with the specified AQL or LTPD.

Any lot rejection will be cause for introducing corrective action and /or possible procedural changes, as appropriate.

All records are analysed and reported to the Direction on a weekly basis.

11. Inspection, Measuring and Test Equipment

In order to guarantee that the product resulting from different activities of EM Microelectronic-Marin S.A. meets the required specifications, all inspection, measuring and test equipment used in the manufacturing processes are verified and calibrated at regular intervals.

The calibration procedures are carried out on all inspection, measuring and test equipment, in particular:

- a) registration and verification of new equipment
- b) identification and logging all inspection, measuring and test euipment
- c) calibrate, check and repair all equipment, at regular intervals according to the specified calibration procedures
- d) control corrective / preventive actions on products in course or already manufactured when an equipment is identified as being out of specification
- e) identify, declare obsolete, destroy equipment declared out of use
- f) register and file the calibration results
- g) check of sub-contracted calibration procedures.

12. Inspection and Test Status

A system of identifying the inspection status of product during all stages of manufacture is maintained by means of run cards, inspection sheets, adhesive and ink stamps, signatures and other control devices / forms. Inspection stamps are used to verify inspection results on movement documentation (i.e. run cards). All stamps are issued by the Quality Department to a list of approved personnel. The QA&R Manager authorises the issuance and removal of all stamps.

13. Control of Non-Conforming Product

In the case of material found to be non-conforming during production inspection, non-conforming material and accompanying documentation are clearly identified and segregated from the production line to prevent unauthorised use.

The Material Review Board assesses the nature, severity, status and constraints relative to the non-conforming material decides its disposition:

Scrap, use as is, rework or rescreen, deviation permit, waiver / concession, return to supplier or subcontractor (for materials rejected by Incoming Inspection), or further evaluation.

The MRB can decide to ask the customer for:

- a) an authorization to deviate process parameters from specified process (before production)
- b) an authorization to release non-conforming material (after production).

14. Corrective Actions

An objective of EM is to be in the process of continuous improvements. The improvement of products, processes, services and documents is achieved on the basis of regular analysis or according to the needs. Any operation, procedure, document or service can be identified for corrective actions, within the company or to suppliers and subcontractors.

A management system ensures that corrective actions are taken, that they are effective and that the preventative actions are, where appropriate, implemented in established documented procedures.

15. Handling, Storage, Packaging and Delivery

A system is maintained for the preservation, segregation and handling of all material from initial storage through the entire manufacturing process. All precautions are taken to protect material from abuse, misuse, damage, deterioration and unauthorised use.

A comprehensive system of requirements and precautions has been established to eliminate, wherever possible, the generation and discharge of electrostatic charges which may damage or destroy static-sensitive products. All die from scribing onwards, including packaged product are considered static sensitive.

Devices for which compliance with the product or customer's specification has been demonstrated is accepted into the Finished Goods Store.

16. Quality Records

EM has established procedures for the identification, collection, filing, storage, maintenance and disposition of quality records. These records provide evidence of the product quality achieved and the effective operation of the Quality System.



Records are maintained:

- a) device and material qualifications
- b) audits (internal and external)
- c) calibration
- d) incoming Q.C. and production Q.C.
- e) certicates of conformity
- f) reliability data
- g) customer returns
- h) deviation or waivers requests
- i) material review board
- i) supplier corrective actions
- k) supplier / subcontractor appraisal and qualification
- despatch information
- m) process control including SPC
- n) run cards / routine sheets for all manufacturing areas
- o) training reports

Where no contractual obligation exists, records are retained for a minimum period of five years.

17. Internal System Audit

Different types of audits are performed on a regular basis:

- a) system audit
- b) process compliance audit.

The system audits are performed according to the ISO 9001 standard requirements. System defficiencies are reported and appropriate corrective actions taken. The quality system and audit activities are audited once a year (chapters 2 and 17 of the ISO 9001 Standard) by a representative appointed by the Direction.

In order to verify the conformance of technical procedures to actual operations, random audits are performed according to internal procedures.

18. Training

All personnel performing tasks or activities affecting quality are adequately trained either by in-house schemes or by a recognised external organisation.

The training are planned to realise four precise aims:

- 1) to improve job knowledge
- 2) to prepare for promotion
- to prepare for the professional environment and new production organisations and facilities
- 4) to improve individual and group capacities.

Regular assessment of personnel allows their training needs to be identification. The EM Training Centre maintains documented evidence of all personnel training.

19. Servicing after Sales

Every client has the ability to contact directly the relevant person in the Sales Department, in the appropriate BPU (Business Product Unit) or QA Department.

The servicing on a contractual basis is limited to the warranty (General Terms of Sale) of product to the specifica-

In case of customer return, fine material with the attached documents will be entered in the QA Department. Following analysis, the Quality Management decides the corrective and / or preventative actions. The customer is then notified of the results.

20. Statistical Techniques

Inspections

QC sampling is on an AQL or LTPD basis, and is based upon the MIL-STD-105 (IEC 410) and MIL-M-38510. Final inspection of packaged ICs is as follows:

Electrical: 0.1% AQL, I.L. II.
Visual: 0.4% AQL, I.L. II.

Reliability

New products and process changes are subjected to a qualification procedure using LTPD sampling techniques. Device life time (or MTBF) is extrapolated from a high temperature, accelerated life test sample.

SPC

Statistical Process Control (SPC) is an important interactive element of the complete quality system.


SPC Policy may be summarised as follows:

- a) SPC provides verification that a process is under control, thereby avoiding unnecessary adjustments.
- b) Prompt action shall be taken when adverse trends are indicated or warning limits are exceeded.
- c) Causes of unnatural change are detected and eliminated, thereby removing unnatural variations.



Display Driver

Table of	of Contents	Page
M 6003	32 Segment Static LCD Driver	 3- 3
M 6004	40 Segment Static LCD Driver	 3-1
V 6118	2, 4 and 8 Multiplex LCD Driver	 3-19





LCD-Driver

Features

- Drives up to 32 LCD segments in direct drive (versions 01/02) with an additional BP output
- Low power consumption
- Wide operating voltage range 3 to 15V
- Wide operating temperature range -40° to +85°C
- High noise immunity
- Few external components needed
- Serial data input/output
- 3 wire interface: CLOCK, DATA and STROBE
- N-way multiplex capability (versions 03/04)
- On-chip latches separate display and control sections
- Version 02/04 cross free cascadable
- Internal frequency control with on-chip oscillator
- Cascadable with on-chip wave shaping
- CMOS and NMOS compatible inputs
- Packages DIL40, PLCC44 and TAB


Description

The M 6003 is a CMOS integrated circuit that drives all LCD displays with either direct drive or multiplex voltage levels. The device accepts serial input data and requires only additional clock and strobe lines. Up to 32 segments may be driven by one device in direct drive. In the N-way multiplex version, 32N segments may be driven (N being limited by the display type in use). Versions 01 and 02 are for direct drive applications, versions 03 and 04 for multiplexed drive applications. Standard packaging for the M 6003 is 40 pin DIL plastic package, 44 pin PLCC and TAB on 35mm film.

Applications

- Instrumentation readouts
- Automotive dashboards
- Digital clocks, counters, etc.
- Large displays
- Telephones
- Balances and scales
- Portable battery operated products
- TAB for space limited, light weight products

Typical Operating Configuration



Versions Available


Version	Function	Packages
01	Direct drive	DIP40, PLCC44, TAB
02	Direct drive cascadable on single layer PCB	PLCC44, TAB
03	Multiplexed drive	DIP40, PLCC44, TAB
04	Multiplexed drive cascadable on single layer PCB	PLCC44, TAB

Table 1





Pin Assignment

Version 01




Version 03





Version 04





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Voltage V _{DD} to V _{SS}	V _{MAX}	-0.3 to +17V
Voltage of any pin to V _{ss}	V _{MAX}	-0.3V
Voltage of any pin to V _{DD}	V _{MAX}	+0.3V
Storage temperature range	T _{STO}	-65 to +150°C

Table 2

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Handling Procedures

This device contains circuitry to protect the terminals against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit. For proper operation it is recommended that all terminal voltages are constrained to the range $V_{\rm SS} < V_{\rm TERMINAL} < V_{\rm DD}$, unless specially permitted. Unused inputs must always be tied to an appropriate logic voltage level (e.g. either $V_{\rm SS}$ or $V_{\rm DD}$).

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit
Operating temperature	TA	-40		+85	°C
Positive supply voltage	V_{DD}	3		15	V

Table 3

Electrical Characteristics

 $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD} = 5\text{V}$, $V_{SS} = 0$, unless otherwise stated

Parameter	Symbol	Test Conditions	Min.	Typ.⋆	, Max.	Units
Supply current	I _{DD}	OFC at V_{DD} C = 100pF, see Fig. 8 f<100Hz, oscillator driven		1.5 30 4	3 40 7	μΑ μΑ μΑ
I/O Lines						
Input high voltage	V _{IH}	$V_{DD} = 3V$ $V_{DD} \ge 5V$	0.7 V _{DD} 0.5 V _{DD}		V _{DD} V _{DD}	V V
Input low voltage	V _{IL}	$\begin{vmatrix} V_{DD} \le 5V \\ V_{DD} = 15V \end{vmatrix}$	0		0.2 V _{DD} 0.1 V _{DD}	V V
Input voltages for OFC	V _{IH} V _{IL}	100	0.9 V _{DD} V _{SS}	,	V _{DD} 0.1 V _{DD}	V
Input current	1,	$V_{SS} < V_{IN} < V_{DD}$. 33		10	μΑ
Input current for OFC	16	$ \begin{vmatrix} V_{SS} < V_{IN} < V_{DD} \\ V_{SS} < V_{IN} < V_{DD} \end{vmatrix} $	1 -	3	10	μΑ
Input capacitance	CIN	1		5		pF
Data output impedance	RON	$I_L = 1 \text{mA}$		0.6	1	kΩ
Segment output impedance	RON	$I_L = 10\mu A$	1	15	40	kΩ
Backplane output impedance	RON	$I_L = 150 \mu A$	1	1	2	kΩ

^{*} Typical values are at 25°C and nominal voltages.

Table 4


Timing Characteristics at $V_{DD} = 5V$, $V_{SS} = 0$ and $T_A = 25$ °C, unless otherwise stated

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Clock pulse width	t _{CL} , t _{CH}		250		œ	ns
Strobe pulse width	t _{PS}]	200		t _{CL}	ns
Data set-up time	t _{DS}		250		0.	ns
Data hold time	t _{DH}		100	1		ns
DO rise and fall time	t _B , t _F	$C_1 = 50 pF, 10\% to 90\%$		İ	150	ns
DO propagation delay	t _{PD}	$C_1 = 15pF$	1		500	ns
Strobe delay	t _{SD}		150	ļ		ns
Clock rise and fall time	t _{CB} , t _{CE}	10% to 90%		i ·	200	ns
Backplane frequency	f _{BP}	C = 33pF	40		90	Hz


Table 5



Timing Waveform



Block Diagram





Pin Description

Name	Function
V_{DD}	Positive supply terminal
V_{SS}	Ground terminal
Von	On-voltage waveform input (03/04)
V_{OFF}	Off-voltage waveform input (03/04)
OFC	Oscillator frequency control terminal (01/02)
DI	Serial data input
DO	Serial data output
CLK	Clockinput
STR	Strobe input
Sxx	Segment drive outputs
BP	Backplane drive output (01/02)

Table 6

Functional Description

General

Referring to the block diagram (Fig. 7), the M 6003 may be divided into two parts: the segment drivers and the waveform generator. The segment driver part consists of a 32 bit static shift register paralleled by 32 latches, which drive 64 analog switches. The waveform generator contains an RC oscillator, divider chain and the generator for the backplane and segment drive signals. The waveform generator is disconnected in the versions 03/04 for multiplexed drive, the corresponding waveform being fed directly to the analog switches by the $\rm V_{ON}/\rm V_{OFF}$ inputs.

V_{DD} , V_{SS} , V_{ON} , V_{OFF}

These pins constitute the supply lines. Only V_{DD} and V_{SS} are used in the direct drive mode (versions 01/02), but for multiplexing (versions 03/04) the extra voltages V_{ON} and V_{OFF} are needed. These two voltages depend upon the LCD and the multiplex scheme used. V_{DD} - V_{SS} being the supply voltage for the logic part, care should be taken that the swing of the input signals does not go outside this range.

OFC Input

This input, present in the direct drive versions (versions 01/02) only, controls the frequency of the waveforms of the segment and backplane drivers. Two different modes are possible: free running or externally driven. In the free running mode, the frequency of the RC oscillator is inversely proportional to the capacitance connected between OFC and either V_{SS} or V_{DD}. With 33pF connect ed, the internal divider chain provides a basic LCD drive frequency. The temperature variation is approximately 0,6Hz/°C. When the OFC input is driven by a logic signal, an internal sense circuit switches off the oscillator and bypasses the divider chain thus generating a drive frequency in phase with the input signal.

BP Output

The backplane drive output, available only in the direct drive versions (versions 01/02), delivers a square wave signal with amplitude V_{DD} - V_{SS} of a frequency determined by the OFC input (see "OFC Input").

Segment Outputs

The 32 segment-drive outputs S_1 to S_{32} have their display drive waveforms fed from the on-chip oscillator (versions 01/02) or from the $V_{\text{ON}}/V_{\text{OFF}}$ inputs (versions 03/04). Each of the 32 corresponding data bits output by the latches selects for its segment the ON or the OFF waveform. The latches are loaded from the data input shift register by a positive pulse on the STR input, and the segment number of a data bit is the number of clock pulses used to shift it in from the data input pin DI.

Direct Drive Versions (versions 01/02)

The 32 segment-drive outputs deliver each a square wave of the amplitude V_{DD} - V_{SS} at the frequency of the backplane output (see "BP Output"). This square wave is either in phase with the backplane signal (data 0) or in antiphase (data 1), resulting in a differential voltage across the corresponding LCD segment of either 0 or $[V_{\text{DD}} \cdot V_{\text{SS}}]$.

Multiplexed versions (versions 03/04)

Depending on the data latched for the corresponding segment, the 32 segment drive outputs are either connected to the $V_{\rm ON}$ input (data 1) or the $V_{\rm OFF}$ input (data 0). The resulting voltage across the LCD segment is the difference between the $V_{\rm ON}/V_{\rm OFF}$ output waveform and the segment's counter-electrode waveform from another driver. Details of different multiplex schemes are available on request.

Di Input

Data present on the DI pin is clocked in at the falling edge of the clock signal (see "CLK Input") and shifted through the 32 stages of the M 6003. A logic high level on the DI input causes a segment to be visible (direct drive) or connected to V_{ON} (multiplex drive). The timing and waveforms are shown in Fig. 6. The segment number corresponds to the number of clock pulses applied to shift in the data bit concerned.

DO Output

The data presented at the DI input will be shifted out at the DO output 32 clock periods later at the falling edge of the clock signal (see "CLK Input"). Exact timing and waveforms are shown in Fig. 6.

CLK Input

This input is used to clock the data present at the DI input through the shift register. Loading, shift and output of the data occur with the falling edge of the clock signal (Fig. 6). In order to avoid race conditions, data and strobe should be changed with the rising edge of the clock signal.

STR Input

The strobe signal is used to latch the data held in the shift register. A logic high level on the STR input causes a parallel loading of the shift register data into the output latches. If the STR input is held high, the latches are transparent. Timing and waveforms are shown in Fig. 6.

Cascading

Due to the on-chip wave shaper, the M 6003 is specially



suited for cascading. Just connect the DO pin of the previous device to the DI pin of the following and tie all CLK, STR and supply lines together. A few precautions should be taken with the OFC and BP pins (versions 01/02 only) in order to achieve best performances. When the waveforms are generated with the internal oscillator, connect the OFC input of the following device to the BP output of the previous one. Only one capacitor is then needed to provide frequency control. The same procedure may be used for driving OFC, or all OFC inputs may be connect-


ed to a common driving signal. The backplane of the LCD display should be connected to the free BP output thus minimizing the DC components of the driving signals.

Versions 02 and 04


Due to internal links, these two versions in either PLCC44 or TAB package allows the cascading of several M 6003 on a single layer PCB (Fig. 9 and 10). Version 02 is for direct driven LCD displays, version 04 for multiplexed displays.

Typical Applications

M 6003 01/02 Circuits Driving a 64 Segment Display in Direct Drive




M 6003 03/04 Circuits Driving an LCD at Low Mux Rate






Cascaded Version 02 for Direct Drive Application




Cascaded Version 04 on Film




Package and Ordering Information

Dimensions of DIP40 Package







Dimensions of PLCC44 Package




Dimensions of TAB Packages



Recommended Solder Area (Top View)



Soldered Lead (Side View)



Ordering Information

The M 6003 is available in the following versions and packages:

Version 01	DIP 40	M6003 01 40P
	PLCC 44 pin	M6003 01 44Q
	Film*	M6003 01 TAB
Version 02	PLCC 44 pin*	M6003 02 44Q
	Film*	M6003 02 TAB

Version 03	DIP 40*	M6003 03 40P
	PLCC 44 pin*	M6003 03 44Q
	Film*	M6003 03 TAB
Version 04	PLCC 44 pin*	M6003 04 44Q
	Film*	M6003 04 TAB
* and chin for	m on request	



LCD-Driver

(Not recommended for new designs. Contact EM-Microelectronic regarding replacement product.)

Features

- Drives up to 40 LCD segments in direct drive
- Serial data input
- Separate input-logic and display voltages
- Positive logic voltage, negative display voltage
- On-chip latches separate control and display sections
- Crossfree cascadable
- CMOS and NMOS input compatible
- High noise immunity
- Low power consumption, 10 μ A max.
- Outputs short circuit protected
- Packages: TAB and PLCC52


Description

The M 6004 series of monolithic CMOS integrated circuits drive LCD displays with either direct or N-way multiplex level drives. The circuit drives up to 40 LCD segments from a serial clocked input. It has a serial output for cascading to further drivers. The serially clocked data is parallel loaded into 40 latches under control of the strobe pin. Two segment outputs are driven with extra power for driving the backplane in direct drive. The multiplex drive version can be used either as a row driver or as a column driver.

Applications

- Public information panel
- Instrumentation readouts
- Voltmeter, counter, digital clocks
- Automotive dashboards
- 40 bit serial in / parallel out shift register

Typical Operating Configuration




Versions Available

Version	Function	Packages
02	Direct drive	TAB, PLCC52
04	Multiplexed drive	TAB, PLCC52




Pin Assignment

M 6004 02



M 6004 04



Absolute Maximum Ratings

Parameter	Symbol	Conditions
Logic Supply Voltage	V _{DD}	-0.3 to +6V
Display Supply Voltage	V _{DD} -V _{EE} *	V_{DD} - V_{SS} to +17V
Voltage of DI, CLK, STR, OFC	V _{MAX}	-0.3 to $V_{DD} + 0.3$ V
Storage Temperature Range	T _{STO}	-65 to +150°C
Power Dissipation	P _{MAX}	100mW

*
$$V_{EE} < V_{SS}; V_{EE} \le V_{ON} \le V_{DD};$$
 Table 2 $V_{EE} \le V_{OFF} \le V_{DD}$

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

L	Parameter	Symbol	Min.	Тур.	Max.	Units
I	Operating temperature	TA	-40		+85	°C
L	Logic supply voltage	V_{DD}	4.5		5.5	٧



Electrical Characteristics

T = 25°C, $V_{SS} = 0V$, $V_{DD} = 5V$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Operating Temperature	Т		-40		+85	°C
Logic Supply Voltage	V_{DD}		+4.5	+5	+5.5	V
Display Supply Voltage	$V_{DD} - V_{EE}$		$V_{DD} - V_{SS}$		+12*	V
Supply Current (static)	DD		l		10	μA
Supply Current (static)	ss				10	μA mA
Supply Current (dynamic)	Iss				10	mA
Control Signals DI, CL, LD, FL	1,,	ĺ				.,
Input Voltage (high)	VIH		+4.2			V
Input Voltage (low) Static Input Current	V _{IL}	$V_{IN} > V_{IH}$ or $V_{IN} < V_{II}$			+0.8	٧
	IIN	VIN > VIH OF VIN < VIL			1 ' 1	μΑ
Output Signal DO	l.,	1 < 0 · A	V 50mV			
Output Voltage (high) Output Voltage (low)	V _{OH}	$ \begin{vmatrix} I_{H} = < 2\mu A \\ I_{L} = < 2\mu A \end{vmatrix} $	V _{DD} -50mV		V _{SS} +50mV	V
1	V _{OL}	Ι' < 2μΑ		-	V _{SS} +50mV	٧
Segment Output (version 02) 1 and 40		V V - 9V				
Output Voltage (high)	V _{SH}	$\begin{vmatrix} V_{DD} - V_{EE} = 8V \\ I_{H} = 20\mu A \end{vmatrix}$	V _{DD} -50mV			v
Output Voltage (low)	V _{SL}	$I_{l} = 20\mu A$	V _{DD} -30IIIV		V _{EE} +50mV	v
Segment Outputs (versions 04)	V SL.	- 20μΑ			VEE T JOHN	٠ ١
1 to 40	1	$V_{DD} - V_{EF} = 8V$				
Output Voltage (high)	V _{SH}	$I_{H} = 10\mu A$	V _{DD} -50mV			v
Output Voltage (low)	V _{SI}	$I_{\rm L} = 10\mu{\rm A}$	V DD SOIIIV		V _{EE} +50mV	v
Segment Outputs (versions 02)	, Sr	, open			TEE / SOITI	•
2 to 39		$V_{DD} - V_{FF} = 8V$				
Output Voltage (high)	V_{SH}	$I_{H} = 10\mu A$	V _{DD} -50mV		1 1	v
Output Voltage (low)	V _{SL}	$I_L = 10\mu A$	1.00		V _{EE} +50mV	v

^{*} $V_{EE} < V_{SS}; \ V_{EE} \le V_{ON} \le V_{DD}; \ V_{EE} \le V_{OFF} \le V_{DD}$

Table 4

Timing Characteristics


 $T=25^{\circ}\text{C},\,\text{V}_{\text{SS}}=0\,\,\text{V},\,\text{V}_{\text{DD}}=5\,\,\text{V},\,\text{unless otherwise specified}$

Parameter	Symbol	Test Condit	ions	Min.	Тур.	Max.	Units
Clock High Pulse Width	t _{CL}	$V_{DD} = 4.5V$	$V_{DD} - V_{FF} = 4.5V$	900			ns
-	t _{CL}		$V_{DD} - V_{FF} = 5V$	600			ns
	t _{CL}	1	$V_{DD} - V_{EE} = 12V$	300			ns
Clock Low Pulse Width	t _{CL}	$V_{DD} = 4.5V$	$V_{DD} - V_{EE} = 4.5V$	900			ns
	t _{CL}		$V_{DD} - V_{EE} = 5V$	600			ns
	t _{CL}		$V_{DD} - V_{FF} = 12V$	300			ns
CL, LD Rise and Fall Time	t _{CR} , t _{CF}					100	ns
Data Input Setup Time	t _{DS}		$V_{DD} - V_{EE} = 5V$	490			ns
	t _{DS}		$V_{DD} - V_{EE} = 12V$	200			ns
Data Input Hold Time	t _{DH}	Full range		0	-20		ns
Data Output Propagation	t _{PD}		$V_{DD} - V_{EE} = 5V$	20	500	900	ns
	t _{PD}		$V_{DD} - V_{EE} = 12V$	20	250	400	ns
STR Pulse Width	t _{PS}	$V_{DD} = 4.5V$	$V_{DD} - V_{EE} = 4.5V$	900		2t _{CL} -t _{SD} *	ns
	t _{PS}		$V_{DD} - V_{EE} = 5V$	600		2t _{CL} -t _{SD} *	ns
	t _{PS}		$V_{DD} - V_{EE} = 12V$	200		2t _{CL} -t _{SD} *	ns
STR Pulse Delay	t _{SD}	1		150		2t _{CL} -t _{PS} *	ns

^{*} Only limited when cascading devices.




Timing Waveforms




Block Diagram

Direct Drive Version (M 6004 02)



Multiplex Version (M 6004 04)



Pin Description M 6004 02 (direct drive)

Name Function S_{xx} DO Segment drive outputs Serial data output V_{DD} Positive supply voltage R Display blank control input STR Strobes the input data into the output latches CLK Clock input OFC Input for segment frequency control Display GND voltage V_{EE} ν_{ss} GND voltage for logic inputs DΪ Serial data inputs

Table 6

M 6004 04 (multiplex drive)

Name	Function
S _{xx}	Segment drive outputs
DO	Serial data output
V_{DD}	Positive supply voltage
V _{ON}	Power supply I/P depending upon LCD
	(row-on or column-on voltage)
STR	Strobes the input data into the output latches
CLK	Clock input
V _{OFF}	Power supply I/P depending upon LCD
	(row-off or column-off voltage)
V_{EE}	Display GND voltage
V_{SS}	GND voltage for logic inputs
DI	Serial data inputs

See Fig. 2 and 3 for circuit pinning on the TAB film.



Functional Description

Chip Versions

The M 6004 exists in two versions which differ only in the generation of the segment voltages.

Versions 02: for direct drive displays. The segment voltages are generated on chip. This version can blank the display and also drive the backplane (see Fig. 8). Versions 04: for multiplexed displays. The segment voltages V_{ON} and V_{OFF} are supplied from external circuitry so that driving waveforms corresponding to any multiplex


scheme may be used. Each chip can be either a column-

or a row-driver (see Fig. 9).

Powering and Driving Voltages

The V_{DD} , V_{SS} and V_{EE} pins constitute the supply lines (see Fig. 7). V_{DD} and V_{EE} are used in direct drive mode to generate the driving voltage signals, but for the N-way multiplexing external voltages V_{ON} and V_{OFF} supply the drive. In the N-way multiplex version, V_{ON} and V_{OFF} are fed directly to the O/P drivers as their amplitudes and frequency are determined externally. If the swing of the controlling logic signals is larger than the swing of V_{ON} and V_{OFF} then the negative supply of the control logic V_{SS} should be connected in common with the negative supply V_{EE} of the M 6004.

Supply Lines



Data Input/Output (DI/DO)

The data input DI pin accepts serial data from the data source. The data is clocked in at a rate determined by the clock input frequency. A logic "1" on DI causes a segment to be visible if the backplane is driven by a signal corresponding to logic "0" (or the opposing display element in a MUX display by logic "1"). The data output pin DO transfers the data to the next cascaded chip. The data at DO is equal to the data at DI delayed by 40 clock periods. In order to cascade devices the DO of one chip must be connected to DI of the following chip (see Fig. 8).

CLK Input

This input is used to clock the serial input data into the 40-bit shift register. Loading, shifting and outputting of the data occurs at the falling edge of this clock. When cascading devices, all clock lines should be tied together.

STR Input

The STR input is used to latch the input data shifted into the 40-bit shift register. The latched data is held for display. A logic "1" on the STR input transfers the data contained in the shift register cells to the corresponding latches. The latches remain open during the whole time STR remains at logic "1". When cascading devices the STR lines should all be connected.

OFC Input (version 02 only)

This input controls the segment voltage output frequency generation according to table 8. It must be connected to an external clock signal. When cascading devices, their OFC inputs may all be connected to a common signal.

Segment Switching Table

Latched Signal (DI) 0 = V _{IL} 1 = V _{IH}	Signal OFC	Segment Voltage $0 = V_{EE}$ $1 = V_{DD}$
0	0	0
0	1	1
1	0	1
11	1	0

Table 8

R Input (version 02 only)

When R is active (high), the display is blanked: all segment outputs are tied to V_{EE}. R does not clear the information in the latches. If several driver outputs are connected together to drive the backplane, R should be active during turning the power on to avoid a short circuit caused of the random contents of the shift register, and should stay active until the first data are latched.


Line Driver

The number of O/P line drivers available on the chip is 40. Segment outputs 1 and 40 provide higher currents than the other segment outputs for direct drive backplane applications. If any drivers are paralleled together, care must be taken to ensure the drivers do not cause circuit malfunction by driving one against the other.




Typical Applications


Type M 6004 02 Circuits Driving a 79 Segment Display in Direct Drive



Type M 6004 04 Circuits Driving an 80 Columns by 40 Rows Multiplexed Dot Matrix Display




Serial to Parallel Converter with Latching Inversable Outputs (or 40-output 2-way signal switcher)






Cascaded M 6004 02 TAB for Direct Drive Application




Cascaded M 6004 02 PLCC52 for Direct Drive Application on a Single Layer PCB




Packages and Ordering Information

Dimensions of PLCC52 Package






Dimensions of TAB Package



Side View and Recommended Solder Area



Package and Ordering Information

The M 6004 is available in the following packages:

TAB package: M 6004 02 TAB*

M 6004 04 TAB*

PLCC52 package: M 6004 02 52Q M 6004 04 52Q*

* and chip form, on request



Low Mux LCD Driver

Features

- V 6118 2 is 2 way multiplex with 2 rows and 38 columns
- V 6118 4 is 4 way multiplex with 4 rows and 36 columns
- V 6118 8 is 8 way multiplex with 8 rows and 32 columns
- Low dynamic current, 150 µA max.
- Low standby current, 1 µA max. at 25°C
- Voltage bias and mux signal generation on chip
- Display refresh on chip, 40 x 8 RAM for display storage
- Display RAM addressable as 8, 40 bit words ■ Column driver only mode to have 40 column outputs
- Crossfree cascadable for large LCD applications
- Separate logic and LCD supply voltage pins
- Wide power supply range, V_{DD}: 2 to 6 V, V_{LCD}: 2 to 7 V ■ BLANK function for LCD blanking on power up etc.
- Voltage bias inputs for applications with large pixel sizes
- Bit mapped
- Serial input / output
- Very low external component count
- -40°C to +85°C temperature range
- No busy states
- LCD updating synchronized to the LCD refresh signal
- QFP52 and TAB packages


Description

The V 6118 is a universal low multiplex LCD driver. The version V 6118 2 drives two way multiplex (two backplanes) LCD, the version V 61184, four way multiplex LCD, and the V 6118 8, eight way multiplex LCD. The display refresh is handled on chip via a 40 x 8 bit RAM which holds the LCD content driven by the driver. LCD pixels (or segments) are addressed on a one to one basis with the 40 x 8 bit RAM (a set bit corresponds to an activated LCD pixel). The V 6118 has very low dynamic current consumption, 150 μ A max., making it particularly attractive for portable and battery powered applications. The wide operating range on both the logic (VDD) and the LCD (VLCD) supply voltages offers much application flexibility. The LCD bias generation is internal. The voltage bias levels can also be provided externally for applications having large pixel sizes. The V 6118 can be used as a column only driver for cascading in large display applications. In the column only mode, 40 column outputs are available to address the display. A BLANK function is provided to blank the LCD, useful at power up to hold the display blank until the microprocessor has updated the display RAM.


Applications

- Balances and scales
- Automotive displays
- Utility meters
- Large displays (public information panels etc.)
- Pagers
- Portable, battery operated products
- Telephones

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Supply voltage range	V_{DD}	-0.3V to 8 V
LCD supply voltage range	V _{LCD}	-0.3V to 8 V
Voltage at DI, DO, CLK,		
STR, FR, COL	V_{LOGIC}	$-0.3V$ to $V_{DD} + 0.3V$
Voltage at V1 to V3,		
S1 to S40	V_{DISP}	$-0.3V$ to $V_{LCD} + 0.3V$
Storage temperature range	T _{STO}	−65 to +150°C
Power dissipation	PMAX	100 mW
Electrostatic discharge max. to	1	
MIL-STD-883C method 3015	V _{SMAX}	1000 V
Max. soldering conditions	Ts	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	TA	-40		+85	°C
Logic supply voltage	V_{DD}	2	5	6.0	٧
LCD supply voltage	V _{LCD}	2	5	7.0	V

Table 2

Electrical Characteristics

 $V_{DD}=5.0~V\pm10\%, V_{LCD}=2$ to 7 V and $T_A=-40^{\circ}C$ to $+85^{\circ}C$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Dynamic supply current	I _{LCD}	See note 1)		100	150	μΑ
Dynamic supply current	DD	See note 1) at T _A = 25°C		0.1	1	μΑ
Dynamic supply current	I _{DD}	See note 1)		3	12	μΑ
Dynamic supply current	DD	See note 2)		200	250	μΑ
Standby supply current	Iss	See note 3) at T _A = 25°C	-	0.1	1	μ A
Control Signals DI, CLK, STR, FR and COL						
Input leakage	l _{IN}	$0 < V_{IN} < V_{DD}$		1	100	nA
Input capacitance	C _{IN}	at T _A = 25°C		8		pF
Low level input voltage	V _{IL}		0		0.8	V
High level input voltage for					1	-
DI, STR, FR and COI	V _{IH}		2.0	Į.	V _{DD}	٧
High level input voltage for CLK	V _{IH}		3.0		V _{DD}	٧
Data Output DO						
High level output voltage	V _{OH}	$I_{H} = 4 \text{ mA}$	2.4			V
Low level output voltage	V _{OL}	$I_L = 4 \text{ mA}$			0.4	٧
Driver outputs S1 S40						
Driver impendance4)	R _{OUT}	$I_{OUT} = 10 \mu\text{A}, V_{LCD} = 7 \text{V}$		500	1.5	kΩ
Driver impendance4)	R _{OUT}	$I_{OUT} = 10 \mu\text{A}, V_{LCD} = 3 \text{V}$		1.2	2.5	kΩ
Driver impendance4)	R _{OUT}	$I_{OUT} = 10 \mu\text{A}, V_{LCD} = 2 \text{V}$		9		kΩ
Bias impedance V1, V2, V35)	R _{BIAS}	$I_{OUT} = 10 \mu\text{A}, V_{LCD} = 7 \text{V}$		16	20	kΩ
Bias impedance V1, V2, V3 ⁵⁾	R _{BIAS}	$I_{OUT} = 10 \mu\text{A}, V_{LCD} = 3 \text{V}$		18	25	kΩ
Bias impedance V1, V2, V35)	R _{BIAS}	$I_{OUT} = 10 \mu\text{A}, V_{LCD} = 2 \text{V}$		30		kΩ
DC output component	±V _{DC}	See tables 4a and 4b,		1	1	
		$V_{LCD} = 5 V$		30	50	mV

 $^{^{1)}}$ All outputs open, STR at V_{SS} , FR = 400 Hz, all other inputs at V_{DD} .

²⁾ All outputs open, STR at V_{SS}, FR = 400 Hz, f_{CLK} = 1 MHz, all other inputs at V_{DD}.

³⁾ All outputs open, all inputs at V_{DD}.

⁴⁾ This is the impendance between of the voltage bias level pins (V1, V2 or V3) and the output pins S1 to S40 when a given voltage bias level is driving the outputs (S1 to S40).

⁵⁾ This is the impedance seen at the segment pin. Outputs measured one at a time.



Column Drivers

Outputs	FR polarity	COL	Column data	Measured	Guaranteed
S1 to S40	logic 1	logic 0	logic 1	Sx*-V _{ss}	·
S1 to S40	logic 0	logic 0	logic 1	V _{LCD} -Sx*	
					$ V_{LCD} - Sx^* = Sx^* - V_{SS} \pm 25 \text{mV}$
S1 to S40	logic 1	logic 0	logic 0	V _{LCD} -Sx*	
S1 to S40	logic 0	logic 0	logic 0	Sx*-V _{SS}	
					$ V_{LCD} - Sx^* = Sx^* - V_{SS} \pm 25 \text{mV}$

^{*} Sx =the output no. (i.e. S1 to S40)

Table 4a

Row Drivers

Outputs	FR polarity	COL	Row data	Measured	Guaranteed
S1 to Sn*	logic 1	logic 1	logic 1	V _{LCD} -Sx	
S1 to Sn*	logic 0	logic 1	logic 1	Sx-V _{ss}	
		-			$ V_{LCD} - Sx = Sx - V_{SS} \pm 25 \text{mV}$
S1 to Sn*	logic 1	logic 1	logic 0	Sx-V _{SS}	
S1 to Sn*	logic 0	logic 1	logic 0	V _{LCD} -Sx	
					$ V_{LCD} - Sx = Sx - V_{SS} \pm 25 \text{ mV}$

^{*} n = the V 6118 version no. (i.e. 2, 4 or 8)

Table 4b

Timing Characteristics

 $V_{DD} = 5.0 \text{ V} \pm 10\%, V_{LCD} = 2 \text{ to 7 V}, \text{ and } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Clock high pulse width	t _{CH}		120			ns
Clock low pulse width	t _{CL}	,	120			ns
Clock and FR rise time	t _{CR}				200	ns
Clock and FR fall time	t _{CF}				200	ns
Data input setup time	t _{DS}		20 ¹⁾			ns
Data input hold time	t _{DH}		30 ¹⁾			ns
Data output propagation	t _{PD}	$C_{LOAD} = 50 pF$			100	ns
STR pulse width	t _{STR}	1	100			ns
CLK falling to STR rising	t _P		10			ns
STR falling to CLK falling	t _D		200	ŀ		ns
FR frequency (Vers. 2/4/8)	F _{FB} 2)			128/256/512		Hz

Table 5a

 $V_{DD}=2$ to 6 V, $V_{LCD}=2$ to 7V and $T_A=-40^{\circ}C$ to $+85^{\circ}C$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Clock high pulse width	t _{CH}		500			ns
Clock low pulse width	t _{CL}		500			ns
Clock and FR rise time	t _{CB}				200	ns
Clock and FR fall time	t _{CF}				200	ns
Data input setup time	t _{DS}		100 ¹⁾			ns
Data input hold time	t _{DH}	İ	150 ¹⁾			ns
Data output propagation	t _{PD}	$C_{LOAD} = 50 pF$			400	ns
STR pulse width	t _{STR}	-51.0	500			ns
CLK falling to STR rising	t _P		10			ns
STR falling to CLK falling	t _D		1			μs
FR frequency (Vers. 2/4/8)	F _{FR}			128/256/512		Hz


 $^{(1)}$ t_{DS} + t_{DH} minimum must be \geq 500 ns. If t_{DS} = 100 ns then t_{DH} \geq 400 ns. $^{(2)}$ V 6118 n, FR = n times the desired LCD refresh rate where n is the V 6118 version number.

Table 5b

 $^{^{(1)}}$ t_{DS} + t_{DH} minimum must be \geq 100 ns. If t_{DS} = 20 ns then t_{DH} \geq 80 ns. $^{(2)}$ V 6118 n, FR = n times the desired LCD refresh rate where n is the V 6118 version number.




Timing Wafeforms



V 6118 Data Transfer Cycle, COL Inactive

V 6118 as a row and column driver (COL inactive)
40 bit load cycle, RAM address provided by address bits 1 to (n*)




Address Bits			Display RAM		
V 61182	V 61184	V 61188	Addr.	LCD row1)	
Add	r. 1 to Add				
10 01	1000 0100 0010 0010 0001	0100000 0010000 0001000 00001000 00000100	00100000 00010000 00001000 00000100 000000	Row 1 Row 2 Row 3 Row 4 Row 5 Row 6 Row 7 Row 8	

1) A set address bit corresponds to a write enabled RAM address, the same data can be written to more than one RAM address by setting the required address bits. Fig. 4

V 6118 Data Transfer Cycle, COL Active

V 6118 as a column driver only (COL active)
48 bit load cycle, RAM address provided by address bits 1 to 8




A	ddress Bit	Display RAM		
V61182	V 61184	V 61188	Addr.	LCD row1)
Add	dr. 1 to Add			
	10000000 10000000 10000000 01000000 01000000 01000000 00100000 00010000 00010000 00010000 00010000 00001000 00001000 00000100		01000000 00100000 00010000 00001000 00000100	Row 1 Row 2 Row 3 Row 4 Row 5 Row 6 Row 7 Row 8

1) A set address bit corresponds to a write enabled RAM address, the same data can be written to more than one RAM address by setting the required address bits.
Fig. 5



Block Diagram



The LCD picture is rebuilt starting from row 1 each time data is written to the display RAM.



Pin Description

Name	Function
S1S40	LCD outputs, see table 7
V3	LCD voltage bias level 31)2)
V2	LCD voltage bias level 21)
V1	LCD voltage bias level 11)
V _{LCD}	Power supply for the LCD
FR	AC input signal for LCD driver outputs
DI	Serial data input
DO	Serial data output
CLK	Data clock input
STR	Data strobe, blank, synchronize input
V _{DD}	Power supply for logic
COL	Column only driver mode
V _{SS}	Supply GND

Name	C	COL Active		
l	V 61182	V 61184	V 61188	
S1	Row1	Row1	Row1	Col1
S2 .	Row2	Row2	Row2	Col2
S3	Col1	Row3	Row3	Col3
S4	Col2	Row4	Row4	Col4
S5	Col3	Col1	Row5	Col5
S6	Col4	Col2	Row6	Col6
S7	Col5	Col3	Row7	Col7
S8	Col6	Col4	Row8	Col8
S9S40	Col738	Col536	Col132	Col940

Table 7

LCD Voltage Bias Levels

	LCD Drive Type	LCD Bias Configuration	V _{OP} (*) V _{OFF} (rms)	V _{ON} (rms) V _{OFF} (rms)
V _{LCD} 0.43 R V1 R V2 R V3 V3 0.43 R	V61182 n=2 1:2MUX	Alt + Pleshko 5 levels	$\sqrt{\frac{2n}{1 \cdot \sqrt{\frac{1}{n}}}} = 3.69$	$\sqrt{\frac{n}{\sqrt{n}-1}} = 2.41$
V _{LCD} R V1 R V2 R V _{SS}	V 6118 4 n = 4 1 : 4 MUX	1/3 Bias 4 levels	3	$\sqrt{1 + \frac{8}{n}} = 1.73$
V _{LCD} R V1 R V2 R V3 R Vss R	V 61188 n = 8 1 : 8 MUX	1/4 Bias 5 levels	$\sqrt{\frac{4}{1+\frac{3}{n}}} = 3.4$	$\sqrt{\frac{n+15}{n+3}} = 1.446$

(*)
$$V_{OP} = V_{LCD} - V_{SS}$$
 Table 8

Table 6


¹⁾ The V 6118 has internal voltage bias level generation. When driving large pixels, an external resistor divider chain can be connected to the voltage bias level inputs to obtain enhanced display contrast (see Fig. 12, 13 and 14). The external resistor divider ratio should be in accordance with the internal resistor ratio (see table 8).

²⁾ V3 is not connected internally on the V 6118 4.



Row and Column Multiplexing Waveform V 6118 2


 $V_{\text{OP}} = V_{\text{LCD}}$ - V_{SS} , $V_{\text{STATE}} = V_{\text{COL}}$ - V_{ROW}






Row and Column Multiplexing Waveform V 6118 4

 $V_{OP} = V_{LCD} - V_{SS}, V_{STATE} = V_{COL} - V_{ROW}$





Row and Column Multiplexing Waveform V 6118 8







Functional Description

Supply Voltages V_{LCD}, V_{DD}, V_{SS}

The voltage between V_{DD} and V_{SS} is the supply voltage for the logic and the interface. The voltage between V_{LCD} and V_{SS} is the supply voltage for the LCD and is used for the generation of the internal LCD bias levels. The internal LCD bias levels have a maximum impedance of 25 kΩ for a V_{LCD} voltage from 3 to 7 V. Without external connections to the V1, V2, and V3 bias level inputs, the V 6118 can drive most medium sized LCD.

For displays with a wide variation in pixel sizes the configuration shown in Fig. 13 can give enhanced contrast by giving faster pixel switching times. On changing the row polarity (see Fig. 7, 8 and 9) the parallel capacitors lower the impedance of the bias level generation to the peak current, giving faster pixel charge times and thus a higher RMS "on" value. A higher RMS "on" value can give better contrast. If for a given LCD size and operating voltage, the "off" pixels appear "on", or there is poor contrast, then an external bias level generation circuit can be used with the V 6118. An external bias level generation circuit can lower the bias level impedance and hence improve the LCD contrast (see Fig. 12). The optimum values of R, Rx, and C, vary according to the LCD size used and V_{LCD}. They are best determined through actual experimentation with the LCD.

For LCD with very large average pixel size (eg. 25 mm²) the bias level configuration shown in Fig. 14 should be used.

When V 6118s are cascaded connect the V1, V2, and V3 bias inputs as shown in Fig. 10. The pixel load is averaged across all the cascaded drivers. This will give enhanced display contrast as the effective bias level source impedance is the parallel combination of the total number of drivers. For example, if two V 6118 are cascaded as shown in Fig. 10, then the maximum bias level impedance becomes 12.5 k Ω for a V_{LCD} voltage from 3 to 7 V.

Table 8 shows the relationship between V1, V2, and V3 for the multiplex rates 2, 4 and 8. Note that $V_{LCD} > V1 > V2 > V3$ for the V 6118 2 and V 6118 8, and for the V 6118 4, $V_{LCD} > V1 > V2$.

Data Input / Output

The data input pin, DI, is used to load serial data into the V 6118. The serial data word length is 40 bits when \overline{COL} is inactive, and 48 bits when it is active. Data is loaded in inverse numerical order, the data for bit 40 (bit 48 when \overline{COL} is active) is loaded first with the data for bit 1 last. The column data bits are loaded first and then the address bits (see Fig. 4 and 5).

The data output pin, DO, is used in cascaded applications (see Fig. 10). DO transfers the data to the next cascaded chip. The data at DO is equal to the data at DO delayed by 40 clock periods, when COL is inactive, and 48 clock periods when COL is active. In order to cascade V 6118s, the DO of one chip must be connected to DI of the following chip (see Fig. 10). In cascaded applications the data for the last V 6118 (the one that does not have DO connected) must be loaded first and the data for the

first V 6118 (its DI is connected to the processor) loaded last (see Fig. 10).

The display RAM word length is 40 bits (see Fig. 6). Each LCD row has a corresponding display RAM address which provides the column data (on or off) when the row is selected (on). When down loading data to the V 6118 any display RAM address can be chosen, there is no display RAM addressing sequence (see Fig. 4 and 5).

The same data can be written to more than one display RAM address. If more than one address bit is set, then more than one display RAM address is write enabled, and so the same data is written to more than one address. This feature can be useful to flash the LCD on and off under software control. If the address bits are all zero then no display RAM address is write enabled and no data is written to the display RAM on the falling edge of STR. Use address 0 to synchronize cascaded V 6118s without updating the display RAM.

CLK Input

The CLK input is used to clock the DI serial data into the shift register and to clock the DO serial data out. Loading, shifting and outputting of the data occurs at the falling edge of this clock (see Fig. 3). When cascading devices, all CLK lines should be tied together (see Fig. 10).

STR Input

The STR input is used to write to the display RAM, blank the LCD, and synchronize cascaded V 6118s. The STR input writes the data loaded into the shift register, on the DI input, to the display RAM on the falling edge of the STR signal. The display RAM address is given by the address bits (see Fig. 4 and 5).

The STR input when high blanks the LCD by disconnecting the internal voltage bias generation from the V_{ss} potential. Segment outputs S1 to S40 (rows and columns) are pulled up to V_{LCD}. The delay to driving the LCD with V_{ICD} on S1 to S40, is dependent on the capacitive load of the LCD and is typically 1 μ s. An LCD pixel responds to RMS voltage and takes approximately 100 ms to turn on or off. The delay from putting STR high to the LCD being blank is dependent on the LCD off time and is typically 100 ms. In applications which have a long STR pulse width (10 μ s) the LCD is driven by V_{LCD} on both the rows and columns during this time. As the time is short (1 μ A), it will have zero measurable effect on the RMS "on" value (over 100 ms) of an LCD pixel and also zero measurable effect on the pixel DC component. Such STR pulses will not be visible to the human eye on an LCD.

Note if an external voltage bias generation circuit is used as shown in Fig. 12 and 14, the LCD blank function (STR high) will not blank the LCD. When STR is high the LCD will be driven by the parallel combination of the external voltage bias generation circuit and part of the internal voltage bias generation circuit.

The STR input, when high, synchronizes cascaded V 6118s by forcing a new time frame to begin at the next falling edge of the FR input signal (see Fig. 6). A time frame begins with row 1 and so the LCD picture is rebuilt from row 1 each time cascaded V 6118s are synchroniz-



ed. When cascading devices, all STR lines must be tied together (see Fig. 10).

FR Input

The FR signal controls the segment output frequency generation (see Fig. 7, 8 and 9). To avoid having DC on the display, the FR signal must have a 50% duty cycle. The frequency of the FR signal must be n times the desired display refresh rate, where n is the V 6118 version no. (2, 4 or 8). For example, if the desired refresh rate is 40 Hz, the FR signal frequency must be 320 Hz for the V 6118 8. A selected row (on) is in phase with the FR signal (see Fig. 7, 8, and 9).

It is recommended that data transfer to the V 6118 should be synchronized to the FR signal to avoid a falling or rising edge on the FR signal while writing data to the V 6118. The LCD pixels change polarity with the FR signal. On the edges of the FR signal current spikes will appear on the $V_{\rm SS}$ and $V_{\rm LCD}$ supply lines. If the supply lines have high impedance then voltage spikes will appear. These voltage spikes could interfere with data loading on the DI and CLK pins.

Driver Outputs S1 to S40

There are $\stackrel{4}{4}0$ LCD driver outputs on the V 6118. When $\stackrel{1}{COL}$ is inactive the outputs S1 to Sn function as row drivers and the outputs S(n + 1) to S40 function as column drivers, where n is the V 6118 version no. (2, 4 or 8). When $\stackrel{1}{COL}$ is active all 40 outputs function as column drivers (see table 6). There is a one to one relationship

between the display RAM and the LCD driver outputs. Each pixel (segment) driven by the V 6118 on the LCD has a display RAM bit which corresponds to it. Setting the bit turns the segment "on" and dearing it turns it "off".

COL Input

The V 6118 functions as a row and column driver while the \overline{COL} input is inactive. When active the \overline{COL} input configures the V 6118 to function as a column driver only. The former row outputs function as column outputs. In cascaded applications one V 6118 should be used in the row and column configuration (\overline{COL} inactive) and the rest as pure column drivers (\overline{COL} active) (see Fig. 10). Note when cascading V 6118s never cascade one version with another. If a V 6118 8 is used to drive the rows then only V 6118 sec an be cascaded with it. When \overline{COL} is active the V 6118 needs 48 bits of data in a load cycle. 40 bits are used for the column data and 8 bits to address the display RAM regardless of V 6118 version (2, 4 or 8) (see Fig. 4, 5 and 10).


Power Up


On power up the data in the shift registers, the display RAM and the 40 bit display latch are undefined. The STR input should be taken high on power up to blank the display, and then the display data written to the display RAM (see Fig. 11). When finished the initial write to the display RAM, take the STR input low to display the display RAM contents (see also section "STR Input").



Applications


Two V 6118 8s Cascaded









V 6118 with External Resistor Divider Bias Generation






Bias Configuration for a Large LCD










Dimensions of Chip Form



Ordering Information

TAB, tape automated bonding

The V 6118 is available in the following packages:

QFP52, pin plastic package V6118252F

V6118452F

V6118852F

V61182TAB

V61184TAB

V61188TAB

Chip form

V61182Chip*

V61184 Chip*

V61188 Chip*

* on request When ordering, please specify the complete part number and package.

© 1994 EM Microelectronic-Marin SA, 08/94, Rev. H/056



Real Time Clock

Table of	of Contents	Page
M 3002	Low Power 4-Bit RTC with Battery Pin	4- 3
M 3003	Low Power 4-Bit RTC with Power Fail Connection	4 - 11
V 3021	Ultra Low Power 1-Bit RTC	4 - 19
V 3022	Very Low Power 8-Bit RTC with Digital Trimming and High Level Integration	4-31
V 3023	Very Low Power 8-Bit RTC with Digital Trimming, High Level Integration and 16 Bytes of User RAM	4 - 47



Real Time Clock Circuit

Features

- Battery pin, bus disabled on power down
- Easy to use like a RAM with fast access time
- Interface compatible with both Intel and Motorola microprocessors
- TTL/CMOS compatible
- Standby on power down typically 5 μ A
- Chrono and alarm time interrupt
- Can be synchronized to a master clock pulse
- Pulse output once per second, minute or hour
- BUSY pin can be used as a 1 Hz strobe for display control
- BCD data format
- Leap-year and auto roll-over of week number
- Packages DIP 16 and SO 16
- SYNC pin to tune the device to an external time reference
- Frequency tuning and test modes


Description

The M 3002 is a monolithic low power CMOS device which functions as a 4 bit real time clock. The device is accessed by chip select (\overline{CS}) with read and write function timing provided by \overline{OE} and R/\overline{W} . The M 3002 is driven by an external 32.768 kHz crystal, and uses the 24 hour system. An alarm can be preprogrammed up to one month in advance. The timer can measure elapsed time up to 24 hours. Time data is stored in a 15 by 8 bit RAM in BCD format. An 8 bit status word in the RAM controls the mode of operation.


Applications

- Single board computers
- Industrial controllers
- PABX and telephone systems
- Taximeters, lorry tachos
- Data loggers

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Maximum voltage at V _{DD} Minimum voltage at V _{DD} Maximum voltage at XI and XO Minimum voltage at XI and XO Max. voltage at any signal pin Min. voltage at any signal pin Maximum storage temperature Minimum storage temperature	V _{DD max} V _{DD min} V _{max} V _{min} V _{max} V _{min} T _{STOmax} T _{STOmin}	$\begin{array}{c} V_{SS} + 8.0 V \\ V_{SS} - 0.3 V \\ V_{DD} + 0.3 V \\ V_{BB} - 0.3 V \\ V_{DD} + 0.3 V \\ V_{SS} - 0.3 V \\ + 150^{\circ}C \\ - 65^{\circ}C \end{array}$

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature Logic supply voltage	T _A V _{DD}	-40 +2.4	+5.0	+85 +5.5	°C
Battery voltage ¹⁾	$V_{DD} - V_{BB}$		+3.0	+5.0	v
Crystal Characteristics			l l		
Frequency ²⁾	f		32.768		kHz
Load capacitance	CL	8	10	13	pF
Series resistance	Rs		20	50	kΩ
Trimmer capacitance	C _T	5	15	40	pF

¹⁾ See Fig. 10 and Fig. 11

Table 2

Electrical Characteristics

 $V_{DD}=5.0~V\pm10\%,\,V_{SS}=0~V,\,V_{BB}=3.0~V,$ and $T_{A}=0^{\circ}C$ to $+70^{\circ}C$, unless otherwise specified

Parameter	Symbol Test Conditions		Min.	Тур.	Max.	Units	
Total static supply	I _{DD}	all outputs open, all inputs at V _{DD}			10	μΑ	
Standby current	I _{BB}	$V_{DD} = 0 V$	l	5	8	μΑ	
Inputs and Outputs			l			1	
Input logic low	V _{II}		0.0		0.8	l v	
Input logic high	V _{IH}		2.4		5.0	l v	
Pullup on OE and SYNC pins	IL.	$V_{IL} = 0.8 V$	30			μΑ	
Output logic low on I/O pins	V _{OL}	$I_{OL} = 3.2 \text{mA}$	ł		0.4	ľv	
Output logic low	V _{OL}			1	0.4	l v	
Output logic high on I/O pins	V _{OH}	$I_{OH} = 2 \text{mA}$	2.4			V	
Output logic high on IRQ	V _{OH}	100k pullup to V _{DD}	2.4			l v	
Output logic high	V _{OH}		2.4			l v	
Inputleakage	I _{IN}	$0.0 < V_{IN} < 5.0$			1	μΑ	
Oscillator							
Starting voltage	V _{STA}	$C_T = 18pF$	1.8			l v	
Input capacitance on XI	Cin			3.7		pF	
Output capacitance on XO	C _{OUT}			25		pF	
Start-up time	T _{STA}	$C_T = 18pF$		0.6	5	s	
Frequency stability	∆f/f	$2.0 \le V_{BB} \le 5.0 \text{ V}$ $C_T = 5 \text{ pF}$		5	10	ppm/V	

²⁾ Parallel resonant crystal

Table 4




Timing Characteristics

 $V_{DD}=5.0~V\pm10\%$, $V_{SS}=0~V,~V_{BB}=3.0~V,$ and $T_A=0^{\circ}C$ to $+70^{\circ}C$


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Chip select duration	t _{cs}		280			ns
RAM access time ¹⁾	t _{ACC}			150	270	ns
Time between two transfers	t _w		1000	1		ns
Data valid to Hi-impedance2)	t _{DE}			180	300	ns
Write data settle time3)	t _{DW}		200	1		ns
Data hold time ⁴⁾	t _{DH}		0			ns

Timing Waveforms

Read Timing for Both Intel (RD and WR Pulse) and Motorola (Advanced R/W with OE Tied to CS)




Write Timing for Both Intel (\overline{RD} and \overline{WR} Pulse) and Motorola (Advanced R/ \overline{W} with \overline{OE} Tied to \overline{CS})



¹⁾ t_{ACC} starts from \overline{OE} or \overline{CS} , whichever activates last.
2) t_{DF} starts from \overline{OE} or \overline{CS} , whichever deactivates first.
3) t_{DW} ends at R/W or \overline{CS} , whichever deactivates first.
4) t_{DH} starts from R/W or \overline{CS} , whichever deactivates first.



Block Diagram



Pin Description

Pin	Name	Function					
1	V_{BB}	Negative battery terminal					
2	ΧI	32.768 kHz quartz input					
3	XO	32.768 kHz quartz output					
4	SYNC	Time synchronization input					
		(internal pullup)					
5	R/W	\overline{WR} (Intel) or R/ \overline{W} (Motorola),					
		see Fig. 10 and 11					
6	ŌĒ	RD (Intel), see Fig. 10 and 11					
		(internal pullup)					
7	CS	Chip select input					
8	V_{SS}	Ground terminal					
9	I/O 0	1					
10	I/O 1	Data bus input/output lines					
11	I/O 2	Address bus input lines					
12	I/O3])					
13	IRQ	Interrupt request output (open drain					
		with internal pullup)					
14	BUSY	Internal update cycle status output					
15	PULSE	Programmable timing pulse output					
16	V_{DD}	Positive supply terminal (substrate)					

Table 5

Functional Description

Power Supply and Data Retention

The M 3002 can be powered with a supply voltage between 2.4 and 5.5 V, and backed up with a battery or supercap (2.4 to 5.0 V), as indicated in Fig. 10 and 11, to ensure operation and data retention during power-down. Because of the low power consumption of the device, lithium cells or standard rechargeable cells give many years of effective life. If the battery is not required then connect $V_{\rm BB}$ to $V_{\rm SS}$. When the voltage at the $V_{\rm BB}$ pin drops below the voltage at the $V_{\rm SS}$ pin, access to the device is disabled. The I/O lines and the outputs $\overline{\rm BUSY}$ and $\overline{\rm PULSE}$ are set to a high impedance state. The opendrain output $\overline{\rm IRQ}$ will be inactive until $V_{\rm DD}$ is restored. Care should be taken to avoid the occurance of improper states on interfacing signal lines.

RAM

The 16 x 8 RAM is used to store all clock, alarm, timer and status data. The allocation of RAM addresses is shown in Table 6. All time data are stored in Binary Coded Decimal (BCD) format. The transfer of this data between the internal 8-bit bus and the I/O lines is performed by the bidirectional I/O buffer (see Block Diagram Fig. 4). If the alarm and timer functions are not needed, then the RAM section from these functions, addresses 8 to E hex, may be used as non-volatile system storage by software. It should be noted however that, if the unused function is inadvertently activated by altering the status word, the



stored data may be modified.

I/O Address Locations

	ress Dec	Data	Group	Max. Value	Operations
0	0	Seconds	Watch	59	Time data
1	1	Minutes		59	incremented
2	2	Hours		23	under control of
3	3	Date		28, 29, 30, 31	status bit 0
4	4	Month		12	
5	5	Year		99	
6	6	Week day		07	
7	7	Week no.		53	
8	8	Seconds	Alarm	59	Alarm data.
9	9	Minutes		59	providing an IRQ
A	10	Hours	ł	23	under control of
В	11	Date		28, 29, 30, 31	status bit 1
С	12	Seconds	Timer	59	Timer data
D	13	Minutes	l	59	incremented
E	14	Hours		23	under control
					of status bit 4
F	15	Status	Status		Control

Table 6

Status and Control

The function of the individual bits of the status word are shown in Table 7. The status word, address F hex, controls the timekeeping functions performed in the ALD section of the M 3002 (see Block Diagram Fig. 4). The status word must be written on recovery from a total power loss, V_{DD} and the battery voltage < 2.4 V.

Status Word





Table 7

RAM Access

The interface between the M 3002 and the host microprocessor consists of four bidirectional multiplexed data/address lines (I/O lines), three control lines (\overline{CS} , \overline{OE} , $R\overline{W}$), and an interrupt request line (\overline{IRQ}). Three steps are required to access a RAM address. The first access transfers the 4-bit address of the data location, the second reads or writes data bits 7 to 4 (tens) to or from the address written in step one, and the third reads or

writes data bits 3 to 0 (units). Fig. 5 shows the 3 step access sequence.

3 Step Access Sequence



An internal multiplexer defines the 3 step access sequence position. A 3 step access sequence is began by writing the RAM 4-bit address and then the M 3002 treats the next two accesses as the 4-bit data transfers, tens first, units second. A read access, while the multiplexer is expecting an address write, will not begin a 3 step access sequence. The multiplexer can be initialized (expecting an address write) by two read accesses. Read accesses will complete a 3 step access sequence, but will not begin one. The multiplexer must be initialized by software on every power up of the system including power up of the M 3002 from a power loss (V_{DD} and the battery voltage < 2.4 V) condition.

RAM Access and Internal Update Cycles

Every second an internal update occurs and lasts between 0.73 ms and 6 ms. During this update cycle, the multiplexer is initialized, the BUSY output is active, and a read will give F hex on the I/O pins. The RAM is allocated to the ALU (see Block Diagram Fig. 4). If an external data transfer is in progress (see RAM Access section). the internal update cycle is delayed for a maximum of one second. After a delay of one second the external data transfer will be aborted and the RAM assigned to the internal update cycle. With the multiplexer in its initial state, reading the M 3002 will give 0 hex if an internal update cycle is not in progress and F hex if in progress. Thus prior to beginning a 3 step access sequence, software must read the I/O pins to determine if the RAM is available. Additionally the BUSY pin goes active while an internal update cycle is in progress. To prevent an update during a sequence of transfers, for example hours, minutes and seconds, there must be less than 2 ms between each transfer (i.e. 3 step access sequence). If software continuously polls the M 3002 to seek an event or refresh a display then the delay between two poll sequences (e.g. read hours, minutes, seconds) should be greater than 6 ms to allow an update cycle to occur.

RAM Access and Interrupts

Any false or aborted access will make the M 3002 jump incorrectly to the next step in the 3 step access sequence. Access to the M 3002 is not re-entrant and so



the software routine accessing the M 3002 must complete the 3 step access sequence before another software routine can access the device. Interrupt software routines must not access the M 3002 unless it can be guaranteed that the M 3002 is not in a 3 step access sequence. Additionally interrupt software routines must not delay the 3 step access sequence in the background routine longer than one second or an internal update cycle will occur within the M 3002. It is recommended that all software routines reading or writing to the M 3002 call one of the software routine structures, shown in Fig. 6, for each device access.

M 3002 Software Access Routines

M 3002 __ WRITE:

Disable maskable interrupts
Wait for Bus = 0 hex
Write address to M 3002
Write data bits 7 to 4 to M 3002
Write data bits 3 to 0 to M 3002
Enable maskable interrupts

M 3002 __ READ:

Disable maskable interrupts
Wait for Bus = 0 hex
Write address to M 3002
Read data bits 7 to 4 from M 3002
Read data bits 3 to 0 from M 3002
Enable maskable interrupts

Fig. 6

Non maskable interrupt routines must not access the M 3002 as it cannot be guaranteed that the M 3002 is not in the middle of a 3 step access sequence. In a multi-tasking software environment the task accessing the M 3002 must not be interrupted during a 3 step access sequence.

Alarm and IRQ

An alarm date and time may be preset in RAM addresses 8 to B hex. During every update cycle, the ALU (see Block Diagram Fig. 4) compares the contents of the watch addresses, 0 to 3 hex, with the preset alarm time data. If the alarm is enabled (status word bit 1) and the alarm time data matches the watch addresses 0 to 3 hex, the IRQ pin goes active and the alarm flag (status word bit 2) is set to indicate to the software the source of the interrupt. IRQ will remain active until the software acknowledges the interrupt by clearing the alarm flag (status word bit 2). If the alarm is enabled (status word bit 1), and an alarm RAM location set to FF hex, this location is not compared with the associated watch location. Thus it is possible to achieve a repeat feature where an alarm occurs every programmed number of, seconds, or seconds and minutes, or seconds, minutes and hours. The M 3002 does not generate interrupts until the 3 step access sequence is complete.

Timer and IRQ

By setting the status word bit 4 (timer enable bit), the preset time data in RAM addresses C hex to E hex, increments every second with the update cyc. 9. When passing from 23:59:59 to 00:00:00, the timer flag (status word bit 3) is set and the \overline{IRQ} output goes active. \overline{IRQ} will remain active until software acknowledges the interrupt by clearing the timer flag (status word bit 3). The M 3002 does not generate interrupts until the 3 step access sequence is complete.

PULSE Output

The PULSE output can be programmed with bits 5 and 6 of the status word, as shown in Table 7, to produce a negative pulse of 64 μ s duration, every second, minute, or hour, while the watch is running. Clearing bits 5 and 6 of the status word will produce a 256 Hz square wave on the PULSE pin. The latter feature is intended for frequency tuning, see section Frequency Tuning.


SYNC Input

If the $\overline{\text{SYNC}}$ input is set low for longer than 200 μs , the watch will synchronize to the falling edge of this $\overline{\text{SYNC}}$ signal with a precision of \pm 2 ms. The seconds RAM location (address 0 hex) will be cleared and if the contents were \geq 30, the minutes location (address 1 hex) will be incremented.

Frequency Tuning

The PULSE pin will output a 256 Hz square wave signal if the bits 5 and 6 of the status word are cleared. The period of the signal on the PULSE pin can be adjusted by the crystal trimmer. The nominal period for 256 Hz is 3.90625 ms (see Fig. 7)

Calibration Circuit




Crystal Layout

In order to ensure proper oscillator operation we recommend the following standard practices.

- Keep traces as short as possible
- Use a guard ring around the crystal and capacitor or trimmer.

Fig. 8 shows the recommended layout.

P.C.B. Layout





Test

Some of the various test features added to the M 3002, some can be activated by software. Table 8 shows the available test modes and how they may be activated.


Test Modes

Status bit 7	Status bit 5	SYNC input	Function
0	0	V _{SS}	Normal operation
1	0	V _{SS}	First 5 stages of divider chain bypassed: acceleration by a factor of 321)
1	1	V _{SS}	Parallel increment of all time and timer data at 1Hz depending on the status of bit 0 and bit $4^{2)}$
1	1	V _{DD}	Parallel increment of all time and timer data at 32 Hz depending on the status of bit 0 and bit 4 First 5 stages of divider chain bypassed: thus acceleration by a factor of 32 ¹⁾

¹⁾ External signal generator to be used

An external signal generator can be used to drive the M 3002. Fig. 9 shows how to connect the signal generator. The speed can be increased by increasing the signal generator frequency to a maximum of 128 kHz. Test modes can be activated while using an external signal generator if required. To leave test, the test bit (status word bit 7) must be cleared by software. Test corrupts the watch and timer data and so all parameters should be reloaded after a test session.

Signal Generator Connection



Typical Application

Intel Microprocessor Interfaced with the M 3002 in a Typical Configuration





Table 8

Motorola Microprocessor Interfaced with the M 3002 in a Low Battery Current Configuration




²⁾ Crystal or extended signal generator




Package and Ordering Information

Dimensions of SO Package



Dimensions of DIP Package



Ordering Information

The M 3002 is available in the following packages:
DIP 16-pin plastic package M 3002 16P
SO 16-pin wide plastic package M 3002 16S
Chip form on request.

When ordering, please specify the complete part number and package.



Real Time Clock Circuit

Features

- Easy to use like a RAM with fast access time
- Interface compatible with both Intel and Motorola microprocessors
- TTL/CMOS compatible
- Standby on power down typically 5 μ A
- Chrono and alarm time interrupt
- Sleep mode capability
- Can be synchronized to a master clock pulse
- Pulse output once per second, minute or hour
- BUSY pin can be used as a 1 Hz strobe for display control
- BCD data format
- Leap-year and auto roll-over of week number
- Packages DIP 16 and SO 16
- SYNC pin to tune the device to an external time reference
- Frequency tuning and test modes


Description

The M 3003 is a monolithic low power CMOS device which functions as a 4 bit real time clock. The device is accessed by chip select (\overline{CS}) with read and write function timing provided by \overline{OE} and R/\overline{W} . The M 3003 is driven by an external 32.768 kHz crystal, and uses the 24 hour system. An alarm can be preprogrammed up to one month in advance, and, even in standby, the M 3003 pulls the IRQ pin active low on an internal alarm interrupt. The timer can measure elapsed time up to 24 hours. Time data is stored in a 15 by 8 bit RAM in BCD format. An 8 bit status word in the RAM controls the mode of operation.


Applications

- Single board computers
- Industrial controllers
- PABX and telephone systems
- Taximeters, lorry tachos
- Data loggers

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Max. voltage at V _{DD} and IRQ	V _{DD max}	V _{SS} + 8.0 V
Min. voltage at V _{DD} and IRQ	V _{DD min}	$V_{SS} - 0.3 V$
Max. voltage at remaining pins	V_{max}	$V_{DD} + 0.3 V$
Min. voltage at any signal pins	V_{min}	$V_{SS} - 0.3 V$
Maximum storage temperature	T _{STOmax}	+ 150°C
Minimum storage temperature	T _{STOmin}	−65°C

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature Logic supply voltage	T _A V _{DD}	-40 +2.0	+5.0	+85 +5.5	°C V
Crystal Characteristics Frequency ¹⁾ Load capacitance Series resistance Trimmer capacitance	f C _L R _S C _T	8	32.768 10 20 15	13 50 40	kHz pF kΩ pF

¹⁾ Parallel resonant crystal

Table 2

Electrical Characteristics

 $V_{DD}=5.0~V,\,V_{SS}=0~V,$ and $T_{A}=0^{\circ}C$ to $+70^{\circ}C,$ unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Total static supply	I _{SS}	1)		12	20	μΑ
Standby current	I _{SS}	$V_{DD} = 3 V^{1)}$		5	8	μΑ
Inputs and Outputs				1		
Input logic low	V _{IL}		0.0		0.8	l v
Input logic high	V _{IH}		2.4		5.0	l v
Pullup on OE and SYNC pins	և	$V_{IL} = 0.8 V$	30			μΑ
Output logic low on I/O pins	V _{OL}	$I_{OL} = 3.2 \text{mA}$			0.4	V
Output logic high on I/O pins	V _{OH}	$I_{OH} = 2 \text{ mA}$	2.4			V
Input leakage	I _{IN}	$0.0 < V_{IN} < 5.0$			1	μΑ
Oscillator						
Starting voltage	V _{STA}	$C_T = 18pF$	1.8			l v
Input capacitance on XI	C _{IN}	·		3.7		pF
Output capacitance on XO	Cout			25		pF
Start-up time	T _{STA}	$C_T = 18pF$		0.6	5	s
Frequency stability	∆f/f	$2.0 \le V_{DD} \le 5.0 \text{ V},$ $C_T = 5 \text{ pF}$		5	10	ppm/V

 $^{^{1)}}$ All outputs open, TE at V_{SS} , all other inputs at V_{DD} .

Table 3

Table 4




Timing Characteristics

 $V_{DD}=5.0~V~\pm~10\%,\,V_{SS}=0~V,$ and $T_{A}=0^{\circ}C$ to $+70^{\circ}C$


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Chip select duration	t _{CS}		280			ns
RAM access time ¹⁾	tACC		1	150	270	ns
Time between two transfers	t _w		1000			ns
Data valid to Hi-impedance ²⁾	t _{DF}			180	300	ns
Write data settle time3)	t _{DW}		200			ns
Data hold time ⁴⁾	t _{DH}	4	10	la di serie		ns

Timing Waveforms

Read Timing for Both Intel (RD and WR Pulse) and Motorola (Advanced R/W with OE Tied to CS)




Write Timing for Both Intel (RD and WR Pulse) and Motorola (Advanced R/W with OE Tied to CS)



¹⁾ t_{ACC} starts from $\overline{\text{OE}}$ or $\overline{\text{CS}}$, whichever activates last.
2) t_{DF} starts from $\overline{\text{OE}}$ or $\overline{\text{CS}}$, whichever deactivates first.
3) t_{DW} ends at $\overline{\text{R/W}}$ or $\overline{\text{CS}}$, whichever deactivates first.
4) t_{DH} starts from $\overline{\text{R/W}}$ or $\overline{\text{CS}}$, whichever deactivates first.



Block Diagram



Pin Description

		P
Pin	Name	Function
1	V_{DD}	Positive supply terminal
2	ΧĪ	32.768 kHz quartz input
3	XO	32.768 kHz quartz output
4	SYNC	Time synchronization input
ļ		(internal pullup)
5	R/W	\overline{WR} (Intel) or R/\overline{W} (Motorola),
I		see Fig. 10
6	ŌĒ	RD (Intel), see Fig. 10
		(internal pullup)
7	CS	Chip select input
8	V_{SS}	Ground terminal
9	I/O 0	1)
10	1/01	Data bus input/output lines
11	1/02	Address bus input lines
12	I/O3	[]
13	ĪRQ	Interrupt request output (open drain
		with internal pullup)
14	BUSY	Internal update cycle status output
15	PULSE	Programmable timing pulse output
16	TE	Transfer enable input

Table 5

Functional Description

Power Supply and Data Retention

The M 3003 can be powered with a supply voltage between 2.0 and 5.5 V, and backed up with a battery or supercap (2.0 to 5.0 V), as indicated in Fig. 10. To ensure correct operation and data retention during power-down an active low power fail signal must be connected to the TE pin. Because of the low power consumption of the device, lithium cells or standard rechargeable cells give many years of effective life. When the transfer enable input TE goes to a low state, all inputs are disable, and the I/O lines and the outputs BUSY and PULSE are set to a high impedance state. The open-drain output IRQ will still go to GND if an internal alarm interrupt condition occurs. Thus it is possible to use the M 3003 in a "sleep and awake" condition to switch on the power system. Care should be taken that no parasitic current flows due to improper states of interfacing signal lines.

RAM

The 16 x 8 RAM is used to store all clock, alarm, timer and status data. The allocation of RAM addresses is shown in Table 6. All time data are stored in Binary Coded Decimal (BCD) format. The transfer of this data between the internal 8-bit bus and the I/O lines is performed by the bidirectional I/O buffer (see Block Diagram Fig. 4). If the alarm and timer functions are not needed, then the RAM section from these functions, addresses 8 to E hex, may be used as non-volatile system storage by software.



It should be noted however that, if the unused function is inadvertently activated by altering the status word, the stored data may be modified.

I/O Address Locations

Address Hex Dec		Data	Group	Max. Value	Operations
0	0	Seconds	Watch	59	Time data
1	1	Minutes		59	incremented
2	2	Hours		23	under control of
3	3	Date		28, 29, 30, 31	status bit 0
4	4	Month		12	
5	5	Year		99	
6	6	Week day		07	
7	7	Week no.		53	
8	8	Seconds	Alarm	59	Alarm data,
9	9	Minutes		59	providing an IRQ
Α	10	Hours		23	under control of
В	11	Date		28, 29, 30, 31	status bit 1
c	12	Seconds	Timer	59	Timer data
D	13	Minutes		59	incremented
E	14	Hours		23	under control
					of status bit 4
F	15	Status	Status		Control

Table 6

Status and Control

The function of the individual bits of the status word are shown in Table 7. The status word, address F hex, controls the timekeeping functions performed in the ALU section of the M 3003 (see Block Diagram Fig. 4). The status word must be written on recovery from a total power loss, $V_{\rm DD} < 2.0 \ V.$

Status Word





Table 7

RAM Access

The interface between the M 3003 and the host microprocessor consists of four bidirectional multiplexed data/address lines (I/O lines), three control lines (\overline{CS} , \overline{OE} , $R.\overline{W}$), and an interrupt request line (\overline{IRQ}). Three steps are required to access a RAM address. The first access transfers the 4-bit address of the data location, the second reads or writes data bits 7 to 4 (tens) to or from the address written in step one, and the third reads or

writes data bits 3 to 0 (units). Fig. 5 shows the 3 step access sequence.

3 Step Access Sequence



An internal multiplexer defines the 3 step access sequence position. A 3 step access sequence is began by writing the RAM 4-bit address and then the M 3003 treats the next two accesses as the 4-bit data transfers, tens first, units second. A read access, while the multiplexer is expecting an address write, will not begin a 3 step access sequence.

The multiplexer can be initialized (expecting an address write) by two read accesses. Read accesses will complete a 3 step access sequence, but will not begin one. The multiplexer must be initialized by software on every power up of the system including power up of the M 3003 from a power loss ($V_{\rm DD}$ < 2.0 V) condition.

RAM Access and Internal Update Cycles

Every second an internal update occurs and lasts between 0.73 ms and 6 ms. During this update cycle, the multiplexer is initialized, the BUSY output is active, and a read will give F hex on the I/O pins. The RAM is allocated to the ALU (see Block Diagram Fig. 4). If an external data transfer is in progress (see RAM Access section), the internal update cycle is delayed for a maximum of one second. After a delay of one second the external data transfer will be aborted and the RAM assigned to the internal update cycle. With the multiplexer in its initial state, reading the M 3003 will give 0 hex if an internal update cycle is not in progress and F hex if in progress. Thus prior to beginning a 3 step access sequence, software must read the I/O pins to determine if the RAM is available. Additionally the BUSY pin goes active while an internal update cycle is in progress. To prevent an update during a sequence of transfers, for example hours, minutes and seconds, there must be less than 2 ms between each transfer (i.e. 3 step access sequence). If software continuously polls the M 3003 to seek an event or refresh a display then the delay between two poll sequences (e.g. read hours, minutes, seconds) should be greater than 6 ms to allow an update cycle to occur.

RAM Access and Interrupts

Any false or aborted access will make the M 3003 jump incorrectly to the next step in the 3 step access sequence. Access to the M 3003 is not re-entrant and so



the software routine accessing the M 3003 must complete the 3 step access sequence before another software routine can access the device. Interrupt software routines must not access the M 3003 unless it can be guaranteed that the M 3003 is not in a 3 step access sequence. Additionally interrupt software routines must not delay the 3 step access sequence in the background routine longer than one second or an internal update cycle will occur within the M 3003. It is recommended that all software routines reading or writing to the M 3003 call one of the software routine structures, shown in Fig. 6, for each device access.

M 3003 Software Access Routines

M 3003 __ WRITE:

Disable maskable interrupts
Wait for Bus = 0 hex
Write address to M 3003
Write data bits 7 to 4 to M 3003
Write data bits 3 to 0 to M 3003

Enable maskable interrupts

M 3003 READ:

Disable maskable interrupts
Wait for Bus = 0 hex
Write address to M 3003
Read data bits 7 to 4 from M 3003
Read data bits 3 to 0 from M 3003
Enable maskable interrupts

Fig. 6

Non maskable interrupt routines must not access the M 3003 as it cannot be guaranteed that the M 3003 is not in the middle of a 3 step access sequence. In a multi-tasking software environment the task accessing the M 3003 must not be interrupted during a 3 step access sequence.

Alarm and IRQ

An alarm date and time may be preset in RAM addresses 8 to B hex. During every update cycle, the ALU (see Block Diagram Fig. 4) compares the contents of the watch addresses, 0 to 3 hex, with the preset alarm time data, and the alarm is enabled (status word bit 1), the IRQ pin goes active and the alarm flag (status word bit 2) is set to indicate to the software the source of the interrupt. TRQ will remain active until the software acknowledges the interrupt by clearing the alarm flag (status word bit 2). If the alarm is enabled (status word bit 1), and an alarm RAM location set to FF hex, this location is not compared with the associated watch location. Thus it is possible to achieve a repeat feature where an alarm occurs every programmed number of, seconds or seconds and minutes or seconds, minutes and hours. The M 3003 does not generate interrupts until the 3 step access sequence is complete. The M 3003 will pull the TRQ pin active low, while TE is also active low, if an alarm interrupt occurs. This feature can be used to switch on the microprocessor power.

Timer and IRQ

By setting the status word bit 4 (timer enable bit), the pre-

set time data in RAM addresses C hex to E hex, increments every second with the update cycle. When passing from 23:59:59 to 00:00:00, the timer flag (status word bit 3) is set and the \overline{IRQ} output goes active. \overline{IRQ} will remain active until software acknowledges the interrupt by clearing the timer flag (status word bit 3). The M 3003 does not generate interrupts until the 3 step access sequence is complete. The timer is incremented while TE is active low, however it will not cause \overline{IRQ} to become active until TE goes inactive high.

PULSE Output

The PULSE output can be programmed with bits 5 and 6 of the status word, as shown in Table 7, to produce a negative pulse of $64~\mu s$ duration, every second, minute, or hour, while the watch is running. Clearing bits 5 and 6 of the status word will produce a 256 Hz square wave on the PULSE pin. The latter feature is intended for frequency tuning, see section Frequency Tuning.


SYNC Input

If the $\overline{\text{SYNC}}$ input is set high for longer than 200 μ s, the watch will synchronize to the falling edge of this $\overline{\text{SYNC}}$ signal with a precision of \pm 2 ms. The seconds RAM location (address 0 hex) will be cleared and if the contents were \geq 30, the minutes location (address 1 hex) will be incremented.

Frequency Tuning

The PULSE pin will output a 256 Hz square wave signal if the bits 5 and 6 of the status word are cleared. The period of the signal on the PULSE pin can be adjusted by the crystal trimmer. The nominal period for 256 Hz is 3.90625 ms (see Fig. 7)

Calibration Circuit




Crystal Layout

In order to ensure proper oscillator operation we recommend the following standard practices.

- Keep traces as short as possible
- Use a guard ring around the crystal and capacitor or trimmer.

Fig. 8 shows the recommended layout.

P.C.B. Layout





Test

Some of the various test features added to the M 3003. can be activated by software. Table 8 shows the available test modes and how they may be activated.

Test Modes

Status bit 7	Status bit 5	SYNC input	Function
0	0	V_{SS}	Normal operation
1	0	V _{DD}	First 5 stages of divider chain bypass- ed: acceleration by a factor of 32
1	1	V _{SS}	Parallel increment of all time and timer data at 1 Hz depending on the status of bit 0 and bit 4.
1	1	V _{DD}	Parallel increment of all time and timer data at 32Hz depending on the status of bit 0 and bit 4. First 5 stages of divider chain bypassed: thus acceleration by a factor of 32

An external signal generator can be used to drive the M 3003. Fig. 9 shows how to connect the signal generator. The speed can be increased by increasing the signal generator frequency to a maximum of 128 kHz. Test modes can be activated while using an external signal generator if required. To leave test, the test bit (status word bit 7) must be cleared by software. Test corrupts the watch and timer data and so all parameters should be reloaded after a test session.

Signal Generator Connection





Table 8

Typical Application


Intel Microprocessor Interfaced with the M 3003






Package and Ordering Information

Dimensions of SO Package



Dimensions of DIP Package



Ordering Information

The M 3002 is available in the following packages: DIP 16-pin plastic package M 3003 16 P SO 16-pin wide plastic package M 3003 16 S Chip form on request.

When ordering, please specify the complete part number and package.



1 Bit Real Time Clock

Features

- Supply current typically 800 nA at 3 V
- 60 ns access time
- Fully operational from 2.0 V to 5.5 V
- No busy states or danger of a clock update while accessing
- Serial communication on one line of a standard parallel data bus or over a conventional 3 wire serial interface
- Interface compatible with both Intel and Motorola
- Seconds, minutes, hours, day of month, month, year, week day and week number in BCD format
- Leap year and week number correction
- Time set lock mode to prevent unauthorized setting of the current time or date
- Oscillator stability 0.3 ppm / volt
- No external capacitor needed
- Frequency measurement and test modes
- Packages DIP8 and SO8


Description

The V 3021 is a low power CMOS real time clock. Data is transmitted serially as 4 address bits and 8 data bits, over one line of a standard parallel data bus. The device is accessed by chip select ($\overline{\text{CS}}$) with read and write control timing provided by either $\overline{\text{RD}}$ and $\overline{\text{WR}}$ pulse (Intel CPU) or $\overline{\text{DS}}$ with advanced $\overline{\text{R/W}}$ (Motorola CPU). Data can also be transmitted over a conventional 3 wire serial interface having CLK, data I/O and strobe. The V 3021 has no busy states and there is no danger of a clock update while accessing. Supply current is typically 800 nA at $V_{\text{DD}}=3.0$ V. Battery operation is supported by complete functionality down to 2.0 V. The oscillator stability is typically 0.3 ppm/V. If the V 3021 is used with a \pm 10 ppm crystal having a load capacitance of 8.2 pF, then the accuracy will be typically 1 s/day at 25°C.


Applications

- Utility meters
- Battery operated and portable equipment
- Consumer electronics
- White/brown goods
- Pay phones
- Cash registers
- Personal computers
- Programmable controller systems
- Data loggers

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Maximum voltage at V _{DD}	V_{DDmax}	$V_{SS} + 7.0V$
Minimum voltage at V _{DD}	V_{DDmin}	V _{SS} - 0.3V
Maximum voltage at any signal pin	V _{max}	$V_{DD} + 0.3V$
Minimum voltage at any signal pin	V_{min}	$V_{SS} - 0.3V$
Maximum storage temperature	TSTOmax	+150°C
Minimum storage temperature	T _{STOmin}	−65°C
Electrostatic discharge maximum		
to MIL-STD-883C method 3015	V _{Smax}	1000V
Maximum soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, it is advised that nor-

mal precautions be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	T _A	-40		+85	°C
Logic supply voltage	V_{DD}	+2.0	+5.0	+5.5	٧
Supply voltage dv/dt (power-up & power-down) Decoupling capacitor			100	6	V/μs .nF
Crystal Characteristics					
Frequency ¹⁾	f		32.768		kHz
Load capacitance	CL	7	8.2	30	pF
Series resistance	Rs		35	50	kΩ

¹⁾ Parallel resonant crystal, use a \pm 10ppm Table 2 crystal with a load capacitance of 8.2pF to achieve an accuracy of typically \pm 1s/day at 25°C. \pm 11.57ppm = \pm 1s/day.

Electrical Characteristics

 $V_{DD}=5.0V\pm10\%,\,V_{SS}=0V$ and $T_A=-40^{\circ}C$ to $+85^{\circ}C$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Total static supply	I _{SS}	all outputs open, all inputs at V_{DD} $V_{DD} = 3.0V$, address $0 = 0$		0.8	1.8	μΑ
Total static supply	I _{SS}	all outputs open, all inputs at V _{DD} address 0 = 0		1.3	10	μΑ
l		T _A = 25°C			3	μΑ
Dynamic current	I _{SS}	$\begin{split} & \text{I/O to V}_{\text{SS}} \text{through 1M} \Omega \\ & \overline{\text{RD}} = \text{V}_{\text{SS}}, \overline{\text{WR}} = \text{V}_{\text{DD}}, \\ & \overline{\text{CS}} = \text{4MHz} \end{split}$			300	μΑ
		address 0 = 0, read all 0				
Input/Output						
Input logic low	V _{IL}				1.0	V
Input logic high	V_{IH}		3.5			V
Output logic low	V _{OL}	I _{OL} = 4mA			0.4	V
Output logic high	V _{OH}	I _{OH} = 4mA	2.4			V
Inputleakage	I _{IN}	$0.0 < V_{IN} < 5.0 V$		0.1	1	μΑ
Output tri-state leakage on I/O pin	I _{TS}	CS high, and address 0, bit 0, low		0.1	1	μΑ
Oscillator						
Starting voltage	V _{STA}		1.8			V
Input capacitance on XI	C _{IN}	T _A = 25°C		13		pF
Output capacitance on XO	C _{OUT}	T _A = 25°C		9	İ	pF
Start-up time	TSTA			1		s
Frequency stability	∆f/f	$2.0 \le V_{DD} \le 5.5V, T_A = 25^{\circ}C$		0.3	0.5	ppm/V
Frequency Measurement Mode						
Current source on I/O pin pulsed on/off @ 256Hz	I _{ONF}	$\overline{\text{CS}}$ high, addr. 0, bit 0, high $V_{\text{I/O}} = 1 \text{ V}$	10	25	60	μΑ

Table 3

Table 4




Timing Characteristics

 $V_{SS} = 0V$, and $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise specified


Parameter	Symbol	Test Conditions	Min.	Max.	Min.	Тур.	Max.	Units
			V _{DD}	≥ 2V	V _{DD} =	$= 5.0 V \pm 10\%$		
Chip select duration	t _{cs}	Write cycle	500		50			ns
RAM access time ¹⁾	tACC	$C_{LOAD} = 50pF$	1	300	l	50	60	ns
Time between two transfers	t _w		500	l	100		ľ	ns
Rise time ²⁾	t _B		10	200	10		200	ns
Fall time ²⁾	t⊨		10	200	10		200	ns
Data valid to Hi-impedance3)	t _{DF}		15	200	15	30	40	ns
Write data settle time4)	t _{DW}		80	1	50			ns
Data hold time ⁵⁾	t _{DH}		120		25			ns
Advance write time	t _{ADW}		20		10			ns
Write pulse time ⁶⁾	t _{wc}		500		50			ns

Timing Waveforms

Read Timing for Intel (RD and WR Pulse) and Motorola (DS (or RD pin tied to CS) and R/W)



Write Timing for Intel (RD and WR Pulse)




 $^{^{(1)}}$ t_{ACC} starts from \overline{RD} or \overline{CS} , whichever activates last $^{(2)}$ \overline{CS} , \overline{RD} , \overline{DS} , \overline{WR} and \overline{RW} rise and fall times are specified by t_R and t_F

O.S., R.D., D.S., W.R. and R.W. Hose and fall times are specified by t_R and t_F
 10 t_{DF} starts from RD or CS, whichever deactivates first
 11 t_{DF} ends at WR or CS, whichever deactivates first
 12 t_{DF} starts from WR or CS, whichever deactivates first
 13 t_{DF} starts from WR or CS, whichever activates last and ends at WR or CS, whichever deactivates first
 14 t_{DF} starts from WR or CS, whichever activates last and ends at WR or CS, whichever deactivates first




Write Timing for Motorola (\overline{DS} (or \overline{RD} Pin Tied to \overline{CS}) and R/\overline{W})




Communication Cycles


Read Data Cycle for Intel (RD and WR Pulse)



Read Data Cycle for Motorola (DS (or RD Pin Tied to CS) and R/W)




Write Data Cycle for Intel (RD and WR Pulse)







Write Data Cycle for Motorola (\overline{DS} (or \overline{RD} Pin Tied to \overline{CS}) and $\overline{R/W}$)




Address Command Cycle for Intel (RD and WR Pulse)



Address Command Cycle for Motorola (DS (or RD Pin Tied to CS) and R/W)



Block Diagram





Pin Description

Pin	Name	Function
1	ΧI	32 kHz crystal input
2	xo	32 kHz crystal output
2	CS	Chip select input
4	V_{SS}	Ground supply
5	I/O	Data input and output
6	RD	Intel RD Motorola DS (or tie to CS)
7	WR	Intel WR, Motorola R/W
8	V_{DD}	Positive supply

Table 5

Functional Description

Serial Communication

The V 3021 resides on the parallel data and address buses as a standard peripheral (see Fig. 11 and 12). Address decoding provides an active low chip select (\overline{CS}) to the device. For Intel compatible bus timing the control signals \overline{RD} and \overline{WR} pulse and \overline{CS} are used for a single bit read or write (see Fig. 3a and 3b). Two options exist for Motorola compatible bus timing. The first is to use the control signals \overline{DS} with R/\overline{W} and \overline{CS} , the second is to tie the \overline{RD} input to CS and use the control signals R/\overline{W} and \overline{CS} (see Fig. 3a and 3c). Data transfer is accomplished through a single input/output line (I/O). Any data bus line can be chosen. A conventional 3 wire serial interface can also be used to communicate with the V 3021 (see Fig. 13).

Communication Cycles

The V 3021 has 3 serial communication cycles. These are:

- 1) Read data cycle
- 2) Write data cycle
- 3) Address command cycle

A communication cycle always begins by writing the 4 address bits, A0 to A3. A microprocessor read from the V 3021 cannot begin a communication cycle. Read and write data cycles are similar and consist of 4 address bits and 8 data bits. The 4 address bits, A0 to A3, define the RAM location and the 8 data bits, D0 to D7, provide the relevant information. An address command cycle consists of only 4 address bits.

Read Data Cycle

A read data cycle commences by writing the 4 RAM address bits (A3, A2, A1 and A0) to the V3021. The LSB, A0, is transmitted first (see Fig. 4a and 4b). Eight microprocessor reads from the V 3021 will read the RAM data this address, beginning with the LSB, D0. The read data cycle finishes on reading the 8th data bit, D7.

Write Data Cycle

A write data cycle commences by writing the 4 RAM address bits (A3, A2, A1 and A0) to the V3021. The LSB, A0, is transmitted first (see Fig. 4c and 4d). Eight microprocessor writes to the V 3021 will write the new RAM data. The LSB, D0, is loaded first. The write data cycle finishes on writing the 8th data bit, D7.

Address Command Cycle

An address command cycle consists of just 4 address bits. The LSB, A0, is transmitted first (see Fig. 4e and 4f). On writing the fourth address bit, A3, the address will be decoded. If the address bits are recognized as one of the command codes E hex, or F hex (see Table 6), then the communication cycle is terminated and the corresponding command is executed. Subsequent microprocessor writes to the V 3021 begin another communication cycle with the first bit being interpreted as the address LSB, A0.

Clock Configuration

The V 3021 has a reserved clock area and a user RAM area (see Fig. 5). The clock is not directly accessible, it is used for internal time keeping and contains the current time and date. The contents of the RAM is shown in Table 6, it contains a data space and an address command space. The data space is directly accessible. Addresses 0 and 1 contain status informaton (see Tables 7a and 7b), addresses 2 to 5, time data, and addresses 6 to 9, date data. The address command space is used to issue commands to the V 3021.

RAM Map

Address Dec Hex		Parameter	BCD range			
Data	Data Space					
0	0	Status 0				
1	1	Status 1				
2	2	Seconds	00 - 59			
3	2	Minutes	00 - 59			
4	4	Hours	00 - 23			
5	5	Day of month	01-31			
6	6	Month	01 - 12			
7	7	Year	00-99			
8	8	Week day	01 - 07			
9	9	Week number	00 - 52			
Addr	Address Command Space					
14	E	Copy_RAM_to_clock				
15	F	Copy_clock_to_ RAM				
			- · · · ·			

Table 6

Commands

Two commands are available (see Table 6). The Copy_RAM_to_clock command is used to set the current time and date in the clock and the Copy_clock_to_RAM command to copy the current time and date from the clock to the RAM. The Copy_RAM_to_clock command, address data E hex, causes the clock time and date to be overwritten by the time and date stored in the RAM at addresses 2 to 9. Address 1 is also cleared (see section "Time and Date Status Bits"). Prior to using this command, the desired time and date must be loaded into the RAM using write data cycles and the time set lock bit, address 0, bit 7, must be clear (see section "Time Set Lock"



Status Information

The RAM addresses 0 and 1 contain status and control data for the V 3021. The function of each bit (0 to 7) within address locations 0 and 1 is shown in Tables 7a and 7b respectively.

Status Word




Table 7a





Table 7b

Reset and Initialization

Upon microprocessor recovery from a system reset, the V 3021 must be initialized by software in order to guarantee that it is expecting a communication cycle (i.e. the internal serial buffer is waiting for the address bit A0). Software can initialize the V 3021 to expect a communication cycle by executing 8 microprocessor reads (see Fig. 6).

Initializing Access to the V 3021



On first startup or whenever power has failed ($V_{\rm DD} < 2.0 \, \rm V$) the status register 0 and the clock must be initialized by software. Having initialized the interface to expect the address bit A0, write 0 to status register 0, then set the clock (see section "Clock and Calendar").

Time and Date Status Bits

There are time and date status bits at address 1 in the RAM. Upon executing a Copy_clock, to_RAM command, the time and date status bits in the RAM show which time and date parameters changed since the last time this command was used. A logic 1 in the seconds status bit (address 1, bit 0) in the RAM indicates that the seconds location in the RAM (address 2) changed since the last Copy_clock_to_RAM command and thus needs to be read. The seconds location must change before any other time or date location can change. If the seconds status bit is clear, then no time or date location changed since the last Copy_clock_to_RAM command and so the RAM need not be read by software.

Table 7b shows the seconds, minutes, hours, day of month, month, year, week day, and week number status bit locations. They are set or cleared similar to the seconds location. It should be noted that if the minutes status bit is clear, then the seconds bit may be set, but all other status bits are clear. Similarly with hours, the bits representing the units less than hours may have been set, but the bits for the higher units will be clear. This rule holds true for the week day or day of month locations also

The time and date status bits can be used to drive software routines which need to be executed every

- second.
- minute,
- hour.
- day of month / week day,
- month,
- year,week.

or


In this application it is necessary to poll the V 3021 at least once every time interval used as it does not generate an interrupt. Upon executing a Copy_RAM_ to_clock command, the time and date status bits in the RAM are cleared.

Time Set Lock

The time set lock control bit is located at address 0, bit 4 (see Table 7a). When set by software, the bit disables the Copy_RAM_to_clock command (see section "Commands".) A set bit prevents unauthorized overwriting of the current time and date in the clock. Clearing the time set lock bit by software will re-enable the Copy_RAM_to_clock command. On first startup or whenever power has failed ($V_{\rm DD} < 2.0~V$), the time set lock bit must be setup by software.



Reading the Current Time and Date




Clock and Calendar

The time and date addresses in the RAM (see Table 6) provide access to the seconds, minutes, hours, day of month, month, year, week day, and week number. These parameters have the ranges indicated on Table 6 and are in BCD format. If a parameter is found to be out of range, it will be cleared on its being next incremented. The V 3021 incorporates leap year correction and week number calculation. The week number changes only at the incrementation of the day number from 7 to 1. If week 52 day 7 falls on the 25th, 26th or 27th of December, then the week number will change to 0 otherwise it will be week 1. Week days are numbered from 1 to 7 with Monday as 1.

Reading of the current time and date must be preceded

by a Copy_clock_to_RAM command. The time and date status bits will indicate which time and date addresses changed since the last time the command was used (see Fig. 7). The time and date from the last Copy_clock_to_RAM command is held unchanged in the RAM, except when power (V_DD) has failed totally. To change the current time and date in the clock, the desired time and date must first be written to the RAM, the time set lock bit cleared, and then a Copy_RAM_to_clock command sent (see Fig. 8). The time set lock bit can be used to prevent unauthorized setting of the clock.

Setting the Current Time and Date



Frequency Measurement

Setting bit 0 at address 0 will put a pulsed current source (25 μ A) onto the I/O pin, when the device is not chip selected (i.e. CS input high). The current source will be pulsed on/off at 256 Hz. The period for ± 0 ppm time keeping is 3.90625 ms. To measure the frequency signal on pin I/O, the data bus must be high impedance. The best way to ensure this is to hold the microprocessor and peripherals in reset mode while measuring the frequency. The clarity of the signal measured at pin I/O will depend on both the probe input impedance (typically 1 M Ω) and the magnitude of the leakage current from other devices driving the line connected to pin I/O. If the signal measured is unclear, put a 200 k Ω resistor from pin I/O to V_{SS}. It should be noted that the magnitude of the current source (25 μ A) is not sufficient to drive the data bus line in case of any other device driving the line, but it is sufficient to take the line to a high logic level when the data bus is in high impedance.

Use a crystal of nominal $C_L=8.2~\mathrm{pF}$ as specified in the section "Operating Conditions". The MX series from Microcrystal is recommended. The accuracy of the time keeping is dependent upon the frequency tolerance and the load capacitance of the crystal. 11.57 ppm corresponds to one second a day.



Test

From the various test features added to the V 3021 some may be activated by the user. Table 7a shows the test mode bits. Table 8 shows the 3 available test modes and how they can be activated. Test mode 0 is activated by setting bit 2, address 0, and causes all time keeping to be accelerated by 32. Test mode 1 is activated by setting bit 3, address 0, and causes all the time and date locations, address 2 to address 9, to be incremented in parallel at 1 Hz with no carry over (independent of each other). The third test mode combines the previous two resulting in parallel incrementing at 32 Hz.

Test Modes


Addr. 0 bit 3	Addr. 0 bit 2	Function
0	0	Normal operation
0	1	All time keeping accelerated by 32
1	0	Parallel increment of all time
		data at 1 Hz with no carry over
1	1	Parallel increment of all time data
		at 32 Hz with no carry over

Table 8

An external signal generator can be used to drive the divider chain of the V 3021. Fig. 9 shows how to connect the signal generator. The speed can be increased by increasing the signal generator frequency to a maximum of 128 kHz. An external signal generator and test modes can be combined.

To leave test both test bits (address 0, bits 2 and 3) must be cleared by software. Test corrupts the current time and date and so the time and date should be reloaded after a test session.

Signal Generator Connection



Note: The peak value of the signal provided by the signal generator should not exceed 2 V.


Crystal Layout

In order to ensure proper oscillator operation we recommend the following standard practices:

- Keep traces as short as possible.
- Use a guard ring around the crystal.

Fig. 10 shows the recommended layout.

Oscillator Layout




Access Considerations

The section "Communication Cycles" describes the serial data sequences necessary to complete a communication cycle. In common with all serial peripherals, the serial data sequences are not re-entrant, thus a high priority interrupt, or another software task, should not attempt to access the V 3021 if it is already in the middle of a cycle. A semaphore (software flag) on access would allow the V 3021 to be shared with other software tasks or interrupt routines. There is not time limit on the duration of a communication cycle and thus interrupt routines (which do not use the V 3021) can be fully executed in mid cycle without any consequences for the V 3021.




Typical Applications

V 3021 Interfaced with Intel CPU (RD/WR Pulse)




V 3021 Interfaced with Motorola CPU (Advanced R/W)






3 Wire Serial Interface



- 1) With strobe low bits are written to the V 3021, and with strobe high bits are read from the V 3021
- 2) For serial ports with byte transfer only, an address command cycle should be combined with every data cycle to give 8 address bits and 8 data bits. For example to read the current minutes, write address data F + 3 (1111 + 0011) and then read 8 data bits.

Fig. 13

Battery Switch Over Circuit




* Use Schottky barrier diodes. The BAT85 has a typical V_F of 250 mV at an I_F of 1 mA. The reverse current is typically 200 nA at a V_R of 5 V. The reverse recovery time is 5 ns. For surface mount applications use the Phillips BAT17 in SOT23 or other.

Fig. 14




Package and Ordering Information

Dimensions of DIP Package



Dimensions of SO Package



Ordering Information

The V 3021 is available in the following package:

DIP 8 plastic package V 3021 8P SO 8 plastic package V 3021 8S

When ordering, please specify the complete part number.



8 Bit Real Time Clock Module

Features

- Built-in crystal with digital trimming and temperature compensation facilities
- Standby on power down typically 1.2 μ A
- Simple 8 bit interface with no delays or busy flags
- Universal interface compatible with both Intel and Motorola
- 50 ns access time
- Power fail input disables during power up / down or reset
- Bus can be tri-state in power fail mode
- Wide voltage range, 2.0 V to 5.5 V
- 12 or 24 hour data formats
- Time to 1/100 of a second
- Leap year correction and week number calculation
- Alarm and timer interrupts
- Programmable interrupts: 10 ms, 100 ms, s or min
- Sleep mode capability
- Alarm programmable up to one month
- Timer measures elapsed time up to 24 hours
- Packages DIP18 and SO28


Description

The V 3022 is a low power CMOS real time clock with a built-in crystal. Standby current is typically 1.2 μ A and the access time is 50 ns. The interface is 8 bits with multiplexed address and data bus. Multiplexing of address and data is handled by the input line $\overline{\text{A}'}\text{D}$. There are no busy flags in the V 3022, internal time update cycles are invisible to the user's software. Time data can be read from the V 3022 in 12 or 24 hour data formats. An external signal puts the V 3022 in standby mode. Even in standby, the V 3022 pulls the $\overline{\text{IRQ}}$ pin active low on an internal alarm interrupt. Calendar functions include leap year correction and week number calculation. Time precision can be achieved by digital trimming.


Applications

- Industrial controllers
- Alarm systems with periodic wake up
- PABX and telephone systems
- Point of sale terminals

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Maximum voltage at V _{DD}	V_{DDmax}	V _{SS} + 7.0V
Max. voltage at remaining pins	V _{max}	$V_{DD} + 0.3V$
Min. voltage on all pins	V _{min}	$V_{SS} - 0.3V$
Maximum storage temperature	T _{STOmax}	+125°C
Minimum storage temperature	TSTOmin	−55°C
Maximum electrostatic discharge		
to MIL-STD-883C method 3015	V _{Smax}	1000V
Maximum soldering conditions	T _{Smax}	250°C x 10 s
Shock resistance	Jux	5000 g,
		0.3 ms, 1/2 sine

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	T _A	-40		+85	°C
Logic supply voltage	V _{DD}	+2.0	+5.0	+5.5	V
Supply voltage dv/dt					
(power-up and down)	dv/dt			6	V/μs
Decoupling capacitor			100		nF

Table 2

Electrical Characteristics

 $V_{DD}=5V\pm10\%,\,V_{SS}=0V,\,T_{A}=-40^{\circ}C$ to $+85^{\circ}C,$ unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Standby current	I _{DD}	$V_{DD} = 3 \text{ V}, T_A \leq 25^{\circ}\text{C}, \overline{PF} = 0$		1.2		μΑ
•		$V_{DD} = 3 V, \overline{PF} = 0$			15	μΑ
		$T_A \le 25^{\circ}C, \overline{PF} = 0$		2		μ A
Dynamic current	I _{DD}	all outputs open, $\overline{CS} = 4 \text{ MHz}$ $\overline{RD} = V_{SS}, \overline{WR} = V_{DD}^{1)}$			1.5	mA
IRQ (open drain)						
Output low voltage	V _{OL}	$I_{OL} = 8 \text{ mA}$			0.4	V
Output low voltage	V _{OL}	$I_{OL} = 1 \text{ mA}, V_{DD} = 2 \text{ V}$			0.4	V
Inputs and Outputs						
Input logic low	V _{IL}	T _A = 25°C			$0.2 \cdot V_{DD}$	V
Input logic high	V _{IH}	$T_A = 25^{\circ}C$	$0.8 \cdot V_{DD}$			٧
Output logic low	V _{OL}	$I_{OL} = 6mA$			0.4	V
Output logic high	V _{OH}	I _{OH} = 6mA	2.4			V
PF activation voltage	V_{PFL}			0.5 · V _{DD}		V
PF hysteresis	V _H			100		mV
Inputleakage	I _{IN}	$V_{SS} < V_{IN} < V_{DD}$		10	1000	nA
Output tri-state leakage	I _{TS}	<u>CS</u> = 1		10	1000	nA
Oscillator Characteristics						
Starting voltage	V _{STA}	T _A ≥25°C	2			V
				2.5		V
Start-up time	T _{STA}			1		s
Frequency Characteristics				1		
Frequency tolerance	△ f/f	$T_A = 25^{\circ}C$ addr. $10 \text{ hex} = 00 \text{hex}$	150	210 ³⁾	255	ppm
Frequency stability	f _{sta}	$2 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}^{2}$		1	5	ppm/V
Temperature stability	t _{sta}	addr. 10hex = 00hex		see Fig. 5		ppm
Aging	tag	$T_A = 25^{\circ}C$, first year		1	± 5	ppm/yea

 $^{^{1)}}$ Dynamic current is measured with all inputs to V_{DD} and all outputs open.


3) See Fig. 4

Table 3


²⁾ At a given temperature.




Typical Standby Current at V_{DD} = 5 V



Typical Frequency on IRQ



Module Characteristic



$$\frac{\triangle F}{F_O} = -0.038 \frac{ppm}{^{\circ}C^2} (T - T_O)^2 \pm 10\%$$

△F/FO = the ratio of the change in frequency to the nominal value expressed in ppm (It can be thought of as the frequency deviation at any temperature.)

T = the temperature of interest in °C

 T_O = the turnover temperature (25 ± 5°C)

To determine the clock error (accuracy) at a given temperature, add the frequency tolerance at 25°C to the value obtained from the formula above.

Fig. 5

Table 4




Timing Characteristics

 $V_{DD}=5.0~V\pm10\%,\,V_{SS}=0~V,$ and $T_{A}=-40^{\circ}C$ to $+85^{\circ}C$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Chip select duration, write cycle	t _{CS}		50			ns
Write pulse duration	t _{WR}		50		1	ns
Time between two transfers	tw		100			ns
RAM access time ¹⁾	t _{ACC}	$C_{LOAD} = 50 pF$		50	60	ns
Data valid to Hi-impedance 2)	t _{DF}	20/10	10	30	40	ns
Write data settle time 3)	t _{DW}		50			ns
Data hold time 4)	t _{DH}		10			ns
Advance write time	t _{ADW}		10			ns
PF response delay	t _{PF}				100	l ns
Rise time (all timing waveform signals)					200	ns
Fall time (all timing waveform signals)	t _F				200	ns
CS delay after A/D5)	t _{A/Ds}		5.			ns
CS delay to A/D	t _{Ā/Dt}		10			ns

Timing Waveforms

Read Timing for Intel (\overline{RD} and \overline{WR} pulse) and Motorola (\overline{DS} or \overline{RD} pin tied to \overline{CS} , and R/\overline{W})




¹⁾ t_{ACC} starts from RD (DS) or CS, whichever activates last
2) t_{DF} starts from RD (DS) or CS, whichever deactivates first
3) t_{DW} ends at WR (R/W) or CS, whichever deactivates first
4) t_{DH} starts from WR (R/W) or CS, whichever deactivates first
5) A/D must come before CS and RD or a CS and WR combination. The user has to guarantee this.




Intel Interface


Write Timing



Write




Read






Motorola Interface


Motorola Write



Write




Read





Block Diagram



Pin Description

DIP18 Package

Pin	Name	Description	
1	TEST	Do not connect, factory test pin	1
2	PF	Power fail	1
3	AD0	Bit 0 from MUX address/data bus	I/O
4	AD1	Bit 1 from MUX address/data bus	I/O
5	AD2	Bit 2 from MUX address/data bus	I/O
6	AD3	Bit 3 from MUX address/data bus	I/O
7	Ā/D	Address/data decode	1
8	ĪRQ	Interrupt request	0
9	V_{SS}	Supply ground (substrate)	GND
10	V _{DD}	Positive supply terminal	PWR
11	CS	Chip select	1
12	WR	WR (Intel) or R/W (Motorola)	1
13	RD	RD (Intel) or DS (Motorola)	ı
14	AD4	Bit 4 from MUX address/data bus	1/0
15	AD5	Bit 5 from MUX address/data bus	I/O
16	AD6	Bit 6 from MUX address/data bus	I/O
17	AD7	Bit 7 from MUX address/data bus	I/O
18	NC	No connection	-
1		1.12	
1			

SO28 Package

Pin	Name	Description	
	-		
1	TEST	Do not connect, factory test pin	1
2	PF	Powerfail	1
3	AD0	Bit 0 from MUX address/data bus	I/O
4	AD1	Bit 1 from MUX address/data bus	I/O
5	NC	No connection	-
6	AD2	Bit 2 from MUX address/data bus	I/O
7	AD3	Bit 3 from MUX address/data bus	1/0
8	A/D	Address/data decode	1
9	ĪRQ	Interrupt request	0
10-1	4 V _{ss}	Supply ground (substrate)	GND
15-19	9 <u>V</u> DD	Positive supply terminal	PWR
20	CS	Chip select	1
21	WR	\overline{WR} (Intel) or R/ \overline{W} (Motorola)	1
22	RD	RD (Intel) or DS (Motorola)	1
23	AD4	Bit 4 from MUX address/data bus	I/O
24	NC	No connection	-
25	AD5	Bit 5 from MUX address/data bus	I/O
26	AD6	Bit 6 from MUX address/data bus	1/0
27	AD7	Bit 7 from MUX address/data bus	1/0
28	NC	No connection	-

Table 5a

Table 5b



Functional Description

Data Retention and Standby

The V 3022 is put in standby mode by activating the \overline{PF} input. When pulled logic low, \overline{PF} will disable the input lines, and immediately take to high impedance the lines AD 0 - 7. Input states must be under control whenever \overline{PF} is deactivated. If no specific power fail signal can be provided, \overline{PF} can be tied to the system \overline{RESET} . Even in standby the interrupt request pin \overline{IRQ} will pull to ground upon an unmasked alarm interrupt occurring.

Initialisation

When power is first applied to the V 3022 all registers have a random value.

To initialise the V 3022, software must first write a 1 to the initialisation bit (addr. 2 bit 4) and then a 0. This sets the Frequency Tuning bit and clears all other status bits.

The time and date parameters should then be loaded into the RAM (addr. 20 to 28 hex) and then transferred to the reserved clock area using the clock command followed by a write.

The digital trimming register must then be initialised by writing 210 (D2hex) to it, if Frequency Tuning is not required. After having written a value to the digital trimming register the frequency tuning mode bit can be cleared.

RAM Configuration

The RAM area of the V 3022 has a reserved clock and timer area, a data space, and an address command space (see Table 9 or Fig. 7). The reserved clock and timer area is not directly accessible to the user, it is used for internal time keeping and contains the current time and date plus the timer parameters.

Data Space

All locations in the data space are Read/Write. The data space is directly accessible to the user and is divided into five areas:

Status Registers - three registers used for status and control data for the device (see Tables 6, 7 and 8).


Digital Trimming Register - a special function described under "Frequency Tuning".

Time and Date Registers - 9 time and date locations which are loaded with, either the current time and date parameters from the reserved clock area or the time and date parameters to be transerred to the reserved clock area

Alarm Registers - 5 locations used for setting the alarm parameters.

Timer Registers - 4 locations which are loaded with either the timer parameters from the reserved timer area or the timer parameters to be transferred to the reserved timer area.

Status Words




0 - disabled / 24 hour 1 - enabled / 12 hour

Frequency tuning mode pulse enable / disable alarm enable / disable timer enable / disable 24 hour / 12 hour 1) time set lock test bit 0 test bit 1

1) The alarm hours, address 33 hex, must always be rewritten after a change between 12 and 24 hour formats

Table 6

Status 1 - Address 01 Hex




0 - masked / no event 1 - unmasked / event

pulse mask alarm mask timer mask reserved pulse flag alarm flag timer flag reserved

Table 7

Status 2 - Address 02 Hex



0 - masked / no event 1 - unmasekd / event

pulse every 10 ms pulse every 100 ms pulse every second pulse every minute initialisation bit reserved reserved reserved

Table 8



Address Command Space

This space contains the three commands used for carrying out the transfers between the Time and Date Register and/or the Timer Registers and the reserved clock and timer area.

RAM Map

Address Dec Hex		Parameter	Range
		Data Space	
Statu	S		
00	00	status 0	
01	01	status 1	
02	02	status 2	
Spec	ial pui	rpose	
16	10	digital trimming	0-255
Clock	k .		
32	20	1/100 second	00-99
33	21	seconds	00-59
34	22	minutes	00-59
35	23	hours 1)	00-23
36	24	date	01-31
37	25	month	01-12
38	26	year	00-99
39	27	week day	01-07
40	28	week number	00-53
Alarn	n		
48	30	1/100 seconds	00-99
49	31	seconds	00-59
50	32	minutes	00-59
51	33	hours 1)2)	00-23
52	34	date	01-31
Time	r		
64	40	1/100 seconds	00-99
65	41	seconds	00-59
66	42	minutes	00-59
67	43	hours	00-23
		Address Command Space	
240	F0	clock and timer transfer	
241	F1	clock transfer	
242	F2	timer transfer	


Table 9

Communication

Data transfer is in 8 bit parallel form. All time data is in packed BCD format with tens data on lines AD 7 - 4 and units on lines AD 3 - 0. To access information within the RAM (see Fig. 7) first write the RAM address, then read or write from or to this location. Fig. 8 shows the two steps needed.

The lines AD 0 - 7 will be treated as an address when pin $\overline{\text{A/D}}$ is low, and as data when $\overline{\text{A/D}}$ is high. Pin $\overline{\text{A/D}}$ must not change state during any single read or write access. One line of the address bus (e.g. A0) can be used to implement the $\overline{\text{A/D}}$ signal (see "Typical Operating Configuration", Fig. 1). Until a new address is written, data accesses ($\overline{\text{A/D}}$ high) will always be to the same RAM address.

Communication Sequence



Access Considerations

The communication sequence shown in Fig. 8 is re-entrant. When the address is written to the V 3022 (ie. first step of the communication sequence) it is stored in an internal address latch. Software can read the internal address latch at any time by holding the $\overline{\rm ADD}$ line low during a read from the V 3022. So, for example, an interrupt routine can read the address latch and push it onto a stack, popping it when finished to restore the V 3022. N.B. Alarm and timer interrupt routines can reprogram the alarm and timer without it being necessary to read or reprogram the clock.

Commands

The commands allow software to transfer the clock and timer parameters in a sequence (eg. seconds, minutes, hours, etc.), without any danger of an internal time update with carry over corrupting the data. They also avoid delaying internal time updates while using the V 3022, as updates occurring in the reserved clock and timer area are invisible to software. Software writes or reads parameters to or from the RAM only.

There are three commands that occupy the command address space in the RAM.

The function of these commands is to transfer data from the reserved clock and timer area to the RAM or to transfer data in the opposite direction, from the RAM to the reserved clock and timer area. The commands take place in two steps as do all other communications. The command address is sent with $\overline{A/D}$ low. This is followed by, either a read (\overline{RD}) or a write (\overline{WR}) , with $\overline{A/D}$ high, to determine the direction of the transfer. If the second step is a read then the data is transferred from the reserved clock and timer area to the RAM and if the second step is a write then the data that has already been loaded into the RAM clock and/or timer locations is transferred to the reserved clock and/or timer area

¹⁾ The MSB (bit 7) of the hours byte (addr. 23 hex for the clock and 33 hex for the alarm) are used as AM/PM indicators in the 12 hour time data format and reading of the hours byte must be preceded by masking of the AM/PM bit. A set AM/PM bit indicates PM. In the 24 hour time data format the bit will always be zero.

²⁾ The alarm hours, addr. 33 hex, must always be rewritten after a change between 12 and 24 hour modes.



Clock and Calendar

The time and date locations in RAM (see Table 9) provide access to the 1/100 seconds, seconds, minutes, hours, date, month, year, week day, and week number. These parameters have the ranges indicated in Table 9. The V 3022 can be programmed for 12 or 24 hour time format (see section "12/24 Data Format"). If a parameter is found to be out of range, it will be cleared when the units value on its being next incremented is equal to greater than 9 eg. B2 will be set to 00 after the units have incremented to 9 (ie. B9 to 00). The device incorporates leap year correction and week number calculation at the beginning of a year. If the first day of the year is day 05, 06 or 07 of the week, then it is given a zero week number, otherwise it becomes week one. Week days are numbered from 1 to 7 with Monday as day 1.

Reading of the current time and date must be preceded by a clock command. The time and date from the last clock command is held unchanged in RAM.

When transferring data to the reserved clock and timer area remember to clear the time set lock bit first.


Timer

The timer can be used either for counting elapsed time, or for giving an interrupt (\overline{IRQ}) on being incremented from 23:59:59:99 to 00:00:00:00. The timer counts up with a resolution of 1/100 second in the timer reserved areas. The timer enable / disable bit (addr. 00 hex, bit 3) must be set by software to allow the timer to be incremented. The timer is incremented in the reserved timer area, every internal time update (10 ms). The timer flag (addr. 01 hex, bit 6) is set when the timer rolls over from 23:59:59:99 to 00:00:00:00 and the \overline{IRQ} becomes active if the timer mask bit (addr. 01, bit 2) is set. The \overline{IRQ} will remain active until software acknowledges the interrupt by clearing the timer flag. The timer is incremented in the standby mode, however it will not cause \overline{IRQ} to become active until power (V_{DD}) has been restored.


Note: The user should ensure that a time lapse of at least 60 microseconds exists between the falling edge of the $\overline{\text{IRQ}}$ and the clearing of the timer flag.



Reading the Clock



Setting the Timer (Time Set Lock Bit = 0)



Note: Commands are only valid as commands when the \overline{A}/D line is low. Writing F2 hex with the \overline{A}/D line high, as in the last box of Fig. 8, serves only to activate the V 3022 write pin which determines the direction of transfer.



Alarm

An alarm date and time may be preset in RAM addresses 30 to 34 hex. The alarm function can be activated by setting the alarm enable / disable bit (addr. 00 hex, bit 2). Once enabled the preset alarm time and date are compared, every internal time update cycle (10 ms), with the clock parameters in the reserved clock area. When the clock parameters equal the alarm parameters the alarm flag (addr. 01 hex, bit 5) is set. If the alarm mask bit (addr. 01 hex, bit 1) is set, the IRQ pin goes active. The alarm flag indicates to software the source of the interrupt. IRQ will remain active until software acknowledges the interrupt by clearing the alarm flag. If the alarm is enabled, and an alarm address set to FF hex, this parameter is not compared with the associated clock parameter. Thus it is possible to achieve a repeat feature where an alarm occurs every programmed number of seconds, or seconds and minutes, or seconds, minutes and hours. The V 3022 pulls the open drain IRQ line active low during standby when an alarm interrupt occurs.

If the 12/24 hour mode is changed then the alarm hours must be re-initialised.

Note: The user should ensure that a time lapse of at least 60 microseconds exists between the falling edge of the $\overline{\text{IRQ}}$ and the clearing of the alarm flag.

IRC

The $\overline{\mbox{IRQ}}$ output is used by 4 of the V 3022's features. These are:

- Pulse, to provide periodic interrupts to the microprocessor at preprogrammed intervals;
- Alarm to provide an interrupt to the microprocessor at a preprogrammed time and date;
- Timer, to provide an interrupt to the microprocessor when the timer rolls over from 23:59:59:99 to 00:00:00:00; and
- 4) Frequency trimming (see section "Frequency Trimming").

The first 3 features listed are similar in the way they provide interrupts to the microprocessor. Each of the 3 has an enable / disable bit, a flag bit, and an interrupt mask bit. The enable / disable bit allows software to select a feature or not. A set flag bit indicates that an enabled feature has reached its interrupt condition. Software must clear the flag bit. The interrupt mask bit allows or disallows the IRQ output to become active when the flag bit is set. The IRQ output becomes active whenever any interrupt flag is set which also has its mask bit set. For all sources of maskable interrupts within the V 3022, the IRQ output will remain active until software clears the interrupt flag. The IRQ output is the logical OR of all the unmasked interrupt flags. The IRQ output is open drain so an external pullup to V_{DD} is needed. In standby (PF active) the IRQ output will be active if the alarm mask bit (addr. 01 hex. bit 1) is set and the alarm flag is also set. The timer or the pulse feature cannot cause the IRQ output to become active while in standby.

Pulse

There are 4 programmable pulse frequencies available on the V 3022, these are every 10 ms, 100 ms, second or minute. The pulse feature is activated by setting the pulse enable / disable bit at address 00, bit 1. The pulse frequency is selected by setting one of the bits 0 to 3 at address 02 hex (see Table 8). If more than one of the pulse bits are set then the feature is disabled. At the selected interval the pulse flag bit (addr. 01 hex, bit 4) is set. If the pulse mask bit (addr. 01 hex, bit 0) is set then the IRQ pin goes active. The pulse flag indicates to software the source of the interrupt. IRQ will remain active until software acknowledges the interrupt by clearing the pulse flag. The pulse feature is disabled while in standby. Upon power restoration the pulse feature is enabled if enabled prior to standby. See also the section "Frequency Tuning".

Note: The user should ensure that a time lapse of at least 60 microseconds exists between the falling edge of the IRQ and the clearing of the pulse flag.

Time Set Lock

The time set lock control bit is located at address 00 hex, bit 5 (see Table 6). When set by software, this bit disables any transfer from the RAM to the reserved clock and timer area as well as inhibiting any write to the digital trimming register at address 10 hex. When the time set lock bit is set the following transfer operations are disabled:

The clock command followed by write,

the timer command followed by write,

the clock and timer command followed by write, and writing to the digital trimming register.

A set bit prevents unauthorized overwriting of the reserved clock and timer area. Reading of the reserved clock and timer area, using the commands, is not effected by the time set lock bit. Clearing the time set lock bit by software will re-enable the above listed commands. On initialisation the time set lock bit is cleared.

Frequency Tuning

The frequency tuning mode is entered during initialisation by writing a 1 to the initialisation bit (addr. 2, bit 4) followed by a 0. This sets the frequency tuning mode bit and places a pulsed signal with a 20% duty cycle on the IRQ pin for frequency measurement and digital trimming at addr. 10 hex. All measurements must be made relative to the falling edges.

The V 3022 can be digitally frequency tuned to within ± 0.5 ppm via the digital trimming register at addr. 10 hex. The trimming range is from 0 ppm to +255 ppm. The time keeping of the V 3022 is slowed by 1 ppm for each addition of 1 to the digital trimming register.

If the user does not want to use the digital trimming facility on the V 3022 then he must write 210 (D2hex) to the digital trimming register.

Ideally the period of the frequency tuning signal should be 10 ms. For every 10 ns of difference from the ideal period the V 3022 should be trimmed by +1 ppm in the digital trimming register (addr. 10 hex).

If the user wants to use the digital trimming facility then



he must first set the digital register to zero and measure the frequency of the pulses on the \overline{IRQ} pin. The nominal frequency is 100 Hz and the number of ppm in excess for the sake of adjustment is shown by the three digits following the first zero after the decimal point. This number should be entered into the digital trimming register. For example, if the digital register is set to zero and 100.0150 appears at the \overline{IRQ} pin then 150 (96 hex) must be entered into the digital trimming register. The frequency tuning mode is disabled by clearing the frequency tuning bit (addr. 00 hex, bit 0). The range of frequency values appearing at the \overline{IRQ} pin when the digital trimming register is set to zero and with a normal crystal of 32.768 kHz, should be 100.0086 to 100.0286.

Time Correction with Change of Temperature

If greater time accuracy is needed and there is digitised temperature available the setting of the digital trimming register can be continuously altered to reflect the changing temperature. If, for example, the temperature was $+75^{\circ}$ C, the value entered into the digital trimming register according to the graph in Fig. 4 would be 210-100=110 ppm or 6E hex. All of the values corresponding to the different temperatures would be entered in a table. The values corresponding to temperatures that differ from 25°C should always be subtracted from 186 (BA hex) or the trimmed turnover value at 25°C.

12 / 24 Hour Data Format

The V 3022 can run in 12 hour or 24 hour data format. On initialisation the 12/24 hour bit addr. 00 bit 4 is cleared putting the V 3022 in 24 hour data format. If the 12 hour data format is required then bit 4 at addr. 00 must be set. In the 12 hour data format the AM/PM indicator is the MSB of the hours register addr. 23 bit 7. A set bit indicates PM. When reading the hours in the 12 hour data format software should mask the MSB of the hours register. In the 24 hour data format the MSB is always zero.

The internal clock registers change automatically between 12 and 24 hour mode when the 12/24 hour bit is changed. The alarm hours however must be rewritten.

Test

From the various test features added to the V 3022 some may be activated by the user. Table 6 shows the test bits. Table 10 shows the three available modes and how they may be activated.

The first accelerates the incrementing of the parameters in the reserved clock and timer area by 32.

The second causes all clock and timer parameters, in the reserved clock and timer area, to be incremented in parallel at 100 Hz with no carry over, ie. independently of each other.

The third test mode combines the previous two resulting in parallel incrementing at 3.2 kHz.

While test bit 1 is set (addr. 00 hex, bit 7) the digital trimming action is disabled and no pulses are removed from the divider chain. Test bit 0 (addr. 00 hex, bit 6) can be combined with digital trimming (see section "Frequency Tuning").


To leave test, the test bits (addr. 00 hex, bits 6 and 7) must be cleared by software. Test corrupts the clock and timer parameters and so all parameters should be re-initialised after a test session.

Test Modes

Addr. 00hex bit 7	Addr. 00 hex bit 6	Function
0	0	Normal operation
0	1	Acceleration by 32
1	0	Parallel increment of all clock and timer parameters at 100 Hz with no carry over; dependent on the status of bit 3 at address 00 hex
1	1	Parallel increment of all clock and timer parameters at 3.2 kHz with no carry over; dependent on the status of bit 3 at address 00 hex

Table 10


Battery or Supercap Connection






Typical Applications


V 3022 Interfaced with Intel CPU (RD and WR pulse)



V 3022 Interfaced with Motorola CPU (DS or RD pin tied to CS, and R/W)



Process Application




- The formula in Fig. 5 is used by software to continually update the digital trimming register and so compensate the V 3022 for the ambient temperature.
- The timer is used to measure the duration the valve is on.
- The alarm feature is used to turn the controller power on and off at the time programmed by software. The V 3022 pulls IRQ active low on an alarm even in standby and thus can control the power on/off switch for the controller.




Package and Ordering Information

Dimensions of SO28 Package



Dimensions of DIP18 Package



Ordering Information

The V 3022 is available in the following packages:

DIP18 pin plastic package V 3022 18P SO28 pin plastic package V 3022 28S

When ordering, please specify the complete part number and package.



8 Bit Real Time Clock Module

Features

- 16 bytes of user RAM
- Can be synchronized to 50 Hz or nearest s/min
- Built-in crystal with digital trimming and temperature compensation facilities
- Standby on power down typically 1.2 μ A
- Simple 8 bit interface with no delays or busy flags
- Universal interface compatible with both Intel and Motorola
- 50 ns access time
- Power fail input disables during power up / down or reset
- Bus can be tri-state in power fail mode
- Wide voltage range, 2.0 V to 5.5 V
- 12 or 24 hour data formats
- Time to 1/100 of a second
- Leap year correction and week number calculation
- Alarm and timer interrupts
- Programmable interrupts: 10 ms, 100 ms, s or min
- Sleep mode capability
- Alarm programmable up to one month
- Timer measures elapsed time up to 24 hours
- Packages DIP18 and SO28


Description

The V 3023 is a low power CMOS real time clock with a built-in crystal. Standby current is typically 1.2 μA and the access time is 50 ns. The interface is 8 bits with multiplexed address and data bus. Multiplexing of address and data is handled by the input line $\overline{\text{AID}}$. There are no busy flags in the V 3023, internal time update cycles are invisible to the user's software. Time data can be read from the V 3023 in 12 or 24 hour data formats. An external signal puts the V 3023 in standby mode. Even in standby, the V 3023 pulls the $\overline{\text{IRQ}}$ pin active low on an internal alarm interrupt. Calendar functions include leap year correction and week number calculation. Time precision can be achieved by digital triming. The V 3023 can be synchronized to an external 50 Hz signal or to the nearest second or minute.


Applications

- Industrial controllers
- Alarm systems with periodic wake up
- PABX and telephone systems
- Point of sale terminals

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Maximum voltage at V _{DD} Max. voltage at remaining pins Min. voltage on all pins Maximum storage temperature Minimum storage temperature Maximum electrostatic discharge to MIL-STD-883C method 3015 Maximum soldering conditions Shock resistance	V _{DDmax} V _{max} V _{min} T _{STOmax} T _{STOmin} V _{Smax} T _{Smax}	$\begin{array}{l} V_{SS} + 7.0V \\ V_{DD} + 0.3V \\ V_{SS} - 0.3V \\ + 125^{\circ}C \\ -55^{\circ}C \\ \\ \hline 1000V \\ 250^{\circ}C \times 10 \text{ s} \\ 5000 \text{ g}, \\ 0.3 \text{ ms}, 1/2 \text{ sine} \\ \end{array}$

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	T _A	-40		+85	°C
Logic supply voltage	V _{DD}	+2.0	+5.0	+5.5	V
Supply voltage dv/dt					
(power-up and down)	dv/dt		ł	6	V/μs
Decoupling capacitor			100	j	nF

Table 2

Electrical Characteristics

 $V_{DD}=5V\pm10\%, V_{SS}=0V, T_A=-40^{\circ}C$ to $+85^{\circ}C,$ unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Standby current	I _{DD}	$V_{DD} = 3 \text{ V}, T_A \leq 25^{\circ}\text{C}, \overline{PF} = 0$		1.2		μΑ
•		$V_{DD} = 3 V, \overline{PF} = 0$			15	μΑ
		$T_A \le 25^{\circ}C, \overline{PF} = 0$		2		μΑ
Dynamic current	I _{DD}	all outputs open, $CS = 4 \text{ MHz}$, $\overline{RD} = V_{SS}, \overline{WR} = V_{DD}^{1)}$			1.5	mA
IRQ (open drain)						
Output low voltage	V _{OL}	I _{OL} = 8 mA			0.4	V
Output low voltage	V _{OL}	$I_{OL} = 1 \text{ mA}, V_{DD} = 2 \text{ V}$			0.4	V
Inputs and Outputs						
Input logic low	V _{IL}	T _A = 25°C			0.2 · V _{DD}	V
Input logic high	V _{IH}	T _A = 25°C	0.8 · V _{DD}			V
Output logic low	V _{OL}	$I_{OL} = 6 \text{mA}$			0.4	V
Output logic high	V _{OH}	I _{OH} = 6 mA	2.4			V
PF activation voltage	V_{PFL}			0.5 · V _{DD}		V
PF hysteresis	V _H	T _A = 25°C		100		mV
Pullup on SYNC	ILS	$V_{ILS} = 0.8 V$	20			μΑ
Input leakage	I _{IN}	$V_{SS} < V_{IN} < V_{DD}$		10	1000	nA
Output tri-state leakage	I _{TS}	<u>CS</u> = 1		10	1000	nA
Oscillator Characteristics						
Starting voltage	V _{STA}	T _A ≥ 25°C	2			V
				2.5		V
Frequency Characteristics						
Start-up time	TSTA			1		s
Frequency tolerance	△ f/f	$T_A = 25^{\circ}C \text{ addr. } 10 \text{ hex} = 00 \text{ hex}$	150	210 ³⁾	255	ppm
Frequency stability	f _{sta}	$2 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}^{2}$		1	5	ppm/V
Temperature stability	t _{sta}	addr. 10 hex = 00 hex		see Fig. 5		ppm
Aging	tag	$T_A = 25^{\circ}C$, first year			± 5	ppm/year


¹⁾ Dynamic current is measured with all inputs to V_{DD} and all outputs open.

3) See Fig. 4


²⁾ At a given temperature.




Typical Standby Current at V_{DD} = 5 V



Typical Frequency on IRQ



Module Characteristic



$$\frac{\triangle F}{F_O} = -0.038 \frac{ppm}{^{\circ}C^2} (T - T_O)^2 \pm 10\%$$

△F/FO = the ratio of the change in frequency to the nominal value expressed in ppm (It can be thought of as the frequency deviation at any temperature.)

T = the temperature of interest in °C

 T_O = the turnover temperature (25 ± 5°C)

To determine the clock error (accuracy) at a given temperature, add the frequency tolerance at 25°C to the value obtained from the formula above.

Fig. 5

Table 4




Timing Characteristics

 $V_{DD}=5.0~V\pm10\%,\,V_{SS}=0~V,$ and $T_A=-40^{\circ}C$ to $+85^{\circ}C$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Chip select duration, write cycle	t _{CS}		50			ns
Write pulse duration	twe		50			ns
Time between two transfers	tw		100			ns
RAM access time ¹⁾	t _{ACC}	$C_{LOAD} = 50 pF$		50	60	ns
Data valid to Hi-impedance ²⁾	t _{DF}	20/10	10	30	40	ns
Write data settle time 3)	t _{DW}		50			ns
Data hold time 4)	t _{DH}		10			ns
Advance write time	t _{ADW}		10			ns
PF response delay	t _{PF}				100	ns
Rise time (all timing waveform signals)				}	200	ns
Fall time (all timing waveform signals)	t _F			1	200	ns
CS delay after A/D5)	t _{A/Ds}		5			ns
CS delay to A/D	t _{A/Dt}		10			ns

Timing Waveforms

Read Timing for Intel (RD and WR pulse) and Motorola (DS or RD pin tied to CS, and R/W)




¹⁾ t_{ACC} starts from RD (DS) or CS, whichever activates last
2) t_{DF} starts from RD (DS) or CS, whichever deactivates first
3) t_{DW} ends at WR (R/W) or CS, whichever deactivates first
4) t_{DH} starts from WR (R/W) or CS, whichever deactivates first
5) A/D must come before a CS and RD or a CS and WR combination. The user has to guarantee this.




Intel Interface


Write Timing



Write




Read






Motorola Interface


Motorola Write



Write




Read





Block Diagram



Pin Description

DIP18 Package

Pin	Name	Description	
1	SYNC	Time synchronization	1
2	PF	Power fail	1
3	AD0	Bit 0 from MUX address/data bus	I/O
4	AD1	Bit 1 from MUX address/data bus	I/O
5	AD2	Bit 2 from MUX address/data bus	I/O
6	AD3	Bit 3 from MUX address/data bus	I/O
7	Ā/D	Address/data decode	1
8	ĪRQ	Interrupt request	0
9	V_{SS}	Supply ground (substrate)	GND
10	V_{DD}	Positive supply terminal	PWR
11	CS	Chip select	1
12	WR	WR (Intel) or R/W (Motorola)	1
13	RD	RD (Intel) or DS (Motorola)	1
14	AD4	Bit 4 from MUX address/data bus	I/O
15	AD5	Bit 5 from MUX address/data bus	I/O
16	AD6	Bit 6 from MUX address/data bus	I/O
17	AD7	Bit 7 from MUX address/data bus	I/O
18	NC	No connection	-
1			
1			

SO28 Package

Pin	Name	Description	
1	SYNC	Time synchronization	ı
2	PF	Power fail	1
3	AD0	Bit 0 from MUX address/data bus	1/0
4	AD1	Bit 1 from MUX address/data bus	I/O
5	NC	No connection	-
6	AD2	Bit 2 from MUX address/data bus	I/O
7	AD3	Bit 3 from MUX address/data bus	I/O
8	Ā/D	Address/data decode	1
9	ĪRQ	Interrupt request	0
10-14		Supply ground (substrate)	GND
15-19		Positive supply terminal	PWR
20	CS	Chip select	1
21	WR	\overline{WR} (Intel) or $\overline{R}/\overline{W}$ (Motorola)	1
22	RD	RD(Intel) or DS (Motorola)	1
23	AD4	Bit 4 from MUX address/data bus	I/O
24	NC	No connection	-
25	AD5	Bit 5 from MUX address/data bus	I/O
26	AD6	Bit 6 from MUX address/data bus	I/O
27	AD7	Bit 7 from MUX address/data bus	1/0
28	NC	No connection	-

Table 5a

Table 5b



Functional Description

Power Supply, Data Retention and Standby

The V 3023 is put in standby mode by activating the PF input. When pulled logic low, PF will disable the input lines, and immediately take to high impedance the lines AD 0 - 7. Input states must be under control whenever PF is deactivated. If no specific power fail signal can be provided, PF can be tied to the system RESET. Even in standby the interrupt request pin IRQ will pull to ground upon an unmasked alarm interrupt occurring.

Initialisation

When power is first applied to the V 3022 all registers have a random value.

To initialise the V 3023, software must first write a 1 to the initialisation bit (addr. 2 bit 4) and then a 0. This sets the Frequency Tuning bit and clears all other status bits.

The time and date parameters should then be loaded into the RAM (addr. 20 to 28 hex) and then transferred to the reserved clock area using the clock command followed by a write.

The digital trimming register must then be initialised by writing 210 (D2hex) to it, if Frequency Tuning is not required. After having written a value to the digital trimming register the frequency tuning mode bit can be cleared.

RAM Configuration

The RAM area of the V 3023 has a reserved clock and timer area, a data space, user RAM and an address command space (see Table 9 or Fig. 7). The reserved clock and timer area is not directly accessible to the user, it is used for internal time keeping and contains the current time and date plus the timer parameters.

Data Space

All locations in the data space are Read/Write. The data space is directly accessible to the user and is divided into five areas:

Status Registers - three registers used for status and control data for the device (see Tables 6, 7 and 8).

Digital Trimming Register - a special function described under "Frequency Tuning".

Time and Date Registers - 9 time and date locations which are loaded with, either the current time and date parameters from the reserved clock area or the time and date parameters to be transerred to the reserved clock area.

Alarm Registers - 5 locations used for setting the alarm parameters.

Timer Registers - 4 locations which are loaded with either the timer parameters from the reserved timer area or the timer parameters to be transferred to the reserved timer area.

User RAM

The V 3023 has 16 bytes of general purpose RAM available for the users applications. This RAM block is located at addresses 50 to 5F hex and is maintained even in the standby mode ($\overline{\text{PF}}$ active). The commandes, or the time set lock bit, have no effect on the user RAM block. Reading or writing to the user RAM is similar to reading or writing to any system RAM address.

Status Words

7 6 5 4 3 2 1 0 read / write bits


Status 0 - Address 00 Hex

0 - disabled / 24 hour 1 - enabled / 12 hour

frequency tuning mode pulse enable / disable alarm enable / disable timer enable / disable 24 hour / 12 hour 1) time set lock test bit 0 test bit 1

Table 6

Status 1 - Address 01 Hex




0 - masked / no event 1 - unmasekd / event

pulse mask alarm mask timer mask reserved pulse flag alarm flag timer flag reserved

Table 7

Status 2 - Address 02 Hex



0 - disabled 1 - enabled

pulse every 10 ms pulse every 100 ms pulse every second pulse every minute initialisation bit SYNC 50 Hz SYNC second SYNC minute

Table 8



Address Command Space

This space contains the three commands used for carrying out the transfers between the Time and Date Register and/or the Timer Registers and the reserved clock and timer area.

RAM Map

Address Dec Hex		Parameter	Range
		Data Space	
Status	;		
00	00	status 0	
01	01	status 1	
02	02	status 2	
Specia	al pur	oose	
16	10	digital trimming	0-255
Clock			
32	20	1/100 second	00-99
33	21	seconds	00-59
34	22	minutes	00-59
35	23	hours 1)	00-23
36	24	date	01-31
37	25	month	01-12
38	26	year	00-99
39	27	week day	01-07
40	. 28	week number	00-53
Alarm			1 1
48	30	1/100 seconds	00-99
49	31	seconds	00-59
50	32	minutes	00-59
51	33	hours 1)2)	00-23
52	34	date	01-31
Timer			1 1
64	40	1/100 seconds	00-99
65	41	seconds	00-59
66	42	minutes	00-59
67	43	hours	00-23
User F			
80	50	user RAM, byte 0	
81	51	user RAM, byte 1	
82	52	user RAM, byte 2	
83	53	user RAM, byte 3	
84	54	user RAM, byte 4	
85	55	user RAM, byte 5	
86	56	user RAM, byte 6	
87	57	user RAM, byte 7	
88	58 59	user RAM, byte 8	
89 90	59 5A	user RAM, byte 9 user RAM, byte 10	
90	5B	user RAM, byte 10	
91	5C	user RAM, byte 11 user RAM, byte 12	1
93	5D	user RAM, byte 13	
94	5E	user RAM, byte 14	
95	5F	user BAM, byte 15	
		Address Command Space	4
240	EC		T
240	F0 F1	clock and timer transfer clock transfer	
241	F2	timer transfer	
242	1 ' 2	unter d'alloier	

Table 9

AM/PM bit. A set AM/PM bit indicates PM. In the 24 hour time data format the bit will always be zero.


2) The alarm hours, addr. 33 hex, must always be rewritten after a change between 12 and 24 hour modes.

Communication

Data transfer is in 8 bit parallel form. All time data is in packed BCD format with tens data on lines AD 7 - 4 and units on lines AD 3 - 0. To access information within the RAM (see Fig. 7) first write the RAM address, then read or write from or to this location. Fig. 8 shows the two steps needed.

The lines AD 0 - 7 will be treated as an address when pin \overline{A}/D is low, and as data when \overline{A}/D is high. Pin \overline{A}/D must not change state during any single read or write access. One line of the address bus (e.g. A0) can be used to implement the \overline{A}/D signal (see "Typical Operating Configuration", Fig. 1). Until a new address is written, data accesses (\overline{A}/D high) will always be to the same RAM address.

Communication Sequence



Access Considerations

The communication sequence shown in Fig. 8 is re-entrant. When the address is written to the V 3023 (ie. first step of the communication sequence) it is stored in an internal address latch. Software can read the internal address latch at any time by holding the $\overline{\rm A}/{\rm D}$ line low during a read from the V 3023. So, for example, an interrupt routine can read the address latch and push it onto a stack, popping it when finished to restore the V 3023. NB. Alarm and timer interrupt routines can reprogram the alarm and timer without it being necessary to read or reprogram the clock.

Commands

The commands allow software to transfer the clock and timer parameters in a sequence (eg. seconds, minutes, hours, etc.) without any danger of an internal time update with carry over corrupting the data. They also avoid delaying internal time updates while using the V 3023, as updates occuring in the reserved clock and timer area are invisible to software. Software writes or reads parameters to or from the RAM only.

There are three commands that occupy the command address space in the RAM. The function of these commands is to transfer data from the reserved clock and timer area to the RAM or to transfer data in the opposite direction, from the RAM to the reserved clock and timer area.

The commands take place in two steps as do all other communications. The command address is sent with

¹⁾ The MSB (bit 7) of the hours byte (addr. 23 hex for the clock and 33 hex for the alarm) are used as AM/PM indicators in the 12 hour time data format and reading of the hours byte must be preceded by masking of the



 $\overline{\text{AD}}$ low. This is followed by either a read ($\overline{\text{RD}}$) or a write ($\overline{\text{WR}}$), with $\overline{\text{AD}}$ high, to determine the direction of the transfer. If the second step is a read then the data is transferred from the reserved clock and timer area to the RAM and if the second step is a write then the data that has already been loaded into the RAM clock and/or timer locations is transferred to the reserved clock and/or timer area

Clock and Calendar

The time and date locations in RAM (see Table 9) provide access to the 1/100 seconds, seconds, minutes, hours, date, month, year, week day, and week number. These parameters have the ranges indicated in Table 9. The V 3023 may be programmed for 12 or 24 hour time format (see section "12/24 Data Format"). If a parameter is found to be out of range, it will be cleared when the units value on its being next incremented is equal to greater than 9 eg. B2 will be set to 00 after the units have incremented to 9 (ie. B9 to 00). The device incorporates leap year correction and week number calculation at the beginning of a year. If the first day of the year is day 05, 06 or 07 of the week, then it is given a zero week number, otherwise it becomes week one. Week days are numbered from 1 to 7 with Monday as day 1.

Reading of the current time and date must be preceded by a clock command. The time and date from the last clock command is held unchanged in RAM.

When transferring data to the reserved clock and timer area remember to clear the time set lock bit first.


Timer

The timer can be used either for counting elapsed time, or for giving an interrupt ($\overline{\text{IRQ}}$) on being incremented from 23:59:59:99 to 00:00:00:00. The timer counts up with a resolution of 1/100 second in the timer reserved areas. The timer enable / disable bit (addr. 00 hex, bit 3) must be set by software to allow the timer to be incremented. The timer is incremented in the reserved timer area, every internal time update (10 ms). The timer flag (addr. 01 hex, bit 6) is set when the timer rolls over from 23:59:59:99 to 00:00:00:00 and the IRQ becomes active if the timer mask bit (addr. 01, bit 2) is set. The $\overline{\text{IRQ}}$ will remain active until software acknowledges the interrupt by clearing the timer flag. The timer is incremented in the standby mode, however it will not cause $\overline{\text{IRQ}}$ to become active until power (V_{DD}) has been restored.


Note: The user should ensure that a time lapse of at least 60 microseconds exists between the falling edge of the IRQ and the clearing of the timer flag.



Reading the Clock



Setting the Timer (Time Set Lock Bit = 0)



Note: Commands are only valid as commands when the $\overline{\text{A/D}}$ line is low. Writing F2 hex with the $\overline{\text{A/D}}$ line high, as in the last box of Fig. 8, serves only to activate the V 3023 write pin which determines the direction of transfer.



Alarm

An alarm date and time may be preset in RAM addresses 30 to 34 hex. The alarm function can be activated by setting the alarm enable / disable bit (addr. 00 hex, bit 2). Once enabled the preset alarm time and date are compared, every internal time update cycle (10 ms), with the clock parameters in the reserved clock area. When the clock parameters equal the alarm parameters the alarm flag (addr. 01 hex, bit 5) is set. If the alarm mask bit (addr. 01 hex, bit 1) is set, the IRQ pin goes active. The alarm flag indicates to software the source of the interrupt. IRQ will remain active until software acknowledges the interrupt by clearing the alarm flag. If the alarm is enabled, and an alarm address set to FF hex, this parameter is not compared with the associated clock parameter. Thus it is possible to achieve a repeat feature where an alarm occurs every programmed number of seconds, or seconds and minutes, or seconds, minutes and hours. The V 3023 pulls the open drain IRQ line active low during standby when an alarm interrupt occurs.

If the 12/24 hour mode is changed then the alarm hours must be re-initialised.

Note: The user should ensure that a time lapse of at least 60 microseconds exists between the falling edge of the \overline{IRQ} and the clearing of the alarm flag.

IRO

The IRQ output is used by 4 of the V 3023's features. These are:

- Pulse, to provide periodic interrupts to the microprocessor at preprogrammed intervals;
- Alarm to provide an interrupt to the microprocessor at a preprogrammed time and date;
- Timer, to provide an interrupt to the microprocessor when the timer rolls over from 23:59:59:99 to 00:00:00:00; and
- Frequency trimming (see section "Frequency Trimming").

The first 3 features listed are similar in the way they provide interrupts to the microprocessor. Each of the 3 has an enable / disable bit, a flag bit, and an interrupt mask bit. The enable / disable bit allows software to select a feature or not. A set flag bit indicates that an enabled feature has reached its interrupt condition. Software must clear the flag bit. The interrupt mask bit allows or disallows the IRQ output to become active when the flag bit is set. The IRQ output becomes active whenever any interrupt flag is set which also has its mask bit set. For all sources of maskable interrupts within the V 3023, the IRQ output will remain active until software clears the interrupt flag. The IRQ output is the logical OR of all the unmasked interrupt flags. The IRQ output is open drain so an external pullup to V_{DD} is needed. In standby (\overline{PF} active) the IRQ output will be active if the alarm mask bit (addr. 01 hex, bit 1) is set and the alarm flag is also set. The timer or the pulse feature cannot cause the IRQ output to become active while in standby.

Synchronization

There are 3 ways to synchronize the V 3023. It can be synchronized to 50 Hz, the nearest second, or the near-

est minute. Synchronization mode is selected by setting one of the bits 5 to 7 at addr. 02 hex, in accordance with Table 8. If more than one bit is set then all the synchronization bits are disabled. If the $\overline{\text{SYNC}}$ input is set low for longer than 200 μs , while in the synchronization mode, the clock will synchronize to the falling edge of the signal. Synchronization to the nearest second implies that the 1/100 seconds are cleared to zero and if the contents were > 50, the seconds register is incremented. Synchronization to the nearest minute implies that the seconds are cleared to zero and if the contents were > 30, the minutes register is incremented. Fractions of seconds are cleared.

Pulse

There are 4 programmable pulse frequencies available on the V 3023, these are every 10 ms, 100 ms, second or minute. The pulse feature is activated by setting the pulse enable / disable bit at address 00, bit 1. The pulse frequency is selected by setting one of the bits 0 to 3 at address 02 hex (see Table 8). If more than one of the pulse bits are set then the feature is disabled. At the selected interval the pulse flag bit (addr. 01 hex, bit 4) is set. If the pulse mask bit (addr. 01 hex, bit 0) is set then the IRQ pin goes active. The pulse flag indicates to software the source of the interrupt. IRQ will remain active until software acknowledges the interrupt by clearing the pulse flag. The pulse feature is disabled while in standby. Upon power restoration the pulse feature is enabled if enabled prior to standby. See also the section "Frequency Tuning".

Note: The user should ensure that a time lapse of at least 60 microseconds exists between the falling edge of the IRQ and the clearing of the pulse flag.

Time Set Lock

The time set lock control bit is located at address 00 hex, bit 5 (see Table 6). When set by software, this bit disables any transfer from the RAM to the reserved clock and timer area as well as inhibiting any write to the digital trimming register at address 10 hex. When the time set lock bit is set the following transfer operations are disabled:

The clock command followed by write,

the timer command followed by write,

the clock and timer command followed by write, and writing to the digital trimming register.

A set bit prevents unauthorized overwriting of the reserved clock and timer area. Reading of the reserved clock and timer area, using the commands, is not effected by the time set lock bit. Clearing the time set lock bit by software will re-enable the above listed commands. On initialisation the time set lock bit is cleared. The time set lock bit does not affect the user RAM (addr. 50 to 5F hex).

Frequency Tuning

The frequency tuning mode is entered during initialisation by writing a 1 to the initialisation bit (addr. 2 bit 4) followed by a 0. This sets the frequency tuning mode bit and places a pulsed signal with a 20% duty cycle on the $\overline{\mbox{IRQ}}$ pin for frequency measurement and digital trimming at addr. 10 hex. All measurements must be made rela-



tive to the falling edges.

The V 3023 can be digitally frequency tuned to within ± 0.5 ppm via the digital trimming register at addr. 10 her. The trimming range is from 0 ppm to + 255 ppm. The time keeping of the V 3023 is slowed by 1 ppm for each addition of 1 to the digital trimming register.

If the user does not want to use the digital trimming facility on the V 3023 then he must write 210 (D2hex) to the digital trimming register.

Ideally the period of the frequency tuning signal should be 10 ms. For every 10 ns of difference from the ideal period the V 3023 should be trimmed by +1 ppm in the digital trimming register (addr. 10 hex).

If the user wants to use the digital trimming facility then he must first set the digital register to zero and measure the frequency of the pulses on the \overline{IRQ} pin. The nominal frequency is 100 Hz and the number of ppm in excess for the sake of adjustment is shown by the three digits following the first zero after the decimal point. This number should be entered into the digital trimming register. For example, if the digital register is set to zero and 100.0150 appears at the \overline{IRQ} pin then 150 (96 hex) must be entered into the digital trimming register. The frequency tuning mode is disabled by clearing the frequency tuning bit (addr. 00 hex, bit 0). The range of frequency values appearing at the \overline{IRQ} pin when the digital trimming register is set to zero and with a normal crystal of 32.768 kHz, should be 100.0086 to 100.0286.

Time Correction with Change of Temperature

If greater time accuracy is needed and there is digitised temperature available the setting of the digital trimming register can be continuously altered to reflect the changing temperature. If, for example, the temperature was $+75^{\circ}\mathrm{C}$, the value entered into the digital trimming register according to the graph in Fig. 5 would be 210-100=110 ppm or 6E hex. All of the values corresponding to the different temperatures would be entered in a table. The values corresponding to temperatures that differ from $25^{\circ}\mathrm{C}$ should always be subtracted from 186 (BAhex) or the trimmed turnover value at $25^{\circ}\mathrm{C}$.

12 / 24 Hour Data Format

The V 3023 can run in 12 hour or 24 hour data format. On initialisation the 12/24 hour bit ad addr. 00 bit 4 is cleared putting the V 3023 in 24 hour data format. If the 12 hour data format is required then bit 4 at addr. 00 must be set. In the 12 hour data format the AM/PM indicator is the MSB of the hours register addr. 23 bit 7. A set bit indicat-

es PM. When reading the hours in the 12 hour data format software should mask the MSB of the hours register. In the 24 hour data format the MSB is always zero.

The internal clock registers change automatically between 12 and 24 hour mode when the 24/12 hour bit is changed. The alarm hours however must be rewritten.

Test

From the various test features added to the V 3023 some may be activated by the user. Table 6 shows the test bits. Table 10 shows the three available modes and how they may be activated.

The first accelerates the incrementing of the parameters in the reserved clock and timer area by 32.

The second causes all clock and timer parameters, in the reserved clock and timer area, to be incremented in parallel at 100 Hz with no carry over, ie. independently of each other.

The third test mode combines the previous two resulting in parallel incrementing at 3.2 kHz.

While test bit 1 is set (addr. 00 hex, bit 7) the digital trimming action is disabled and no pulses are removed from the divider chain. Test bit 0 (addr. 00 hex, bit 6) can be combined with digital trimming (see section "Frequency Tuning").


To leave test, the test bits (addr. 00 hex, bits 6 and 7) must be cleared by software. Test corrupts the clock and timer parameters and so all parameters should be re-initialised after a test session.

Test Modes

Addr. 00hex bit 7	Addr. 00 hex bit 6	Function
0	0	Normal operation
0	1	Acceleration by 32
1	0	Parallel increment of all clock and timer parameters at 100 Hz with no carry over; dependent on the status of bit 3 at address 00 hex
1	1	Parallel increment of all clock and timer parameters at 3.2 kHz with no carry over; dependent on the status of bit 3 at address 00 hex

Table 10


Battery or Supercap Connection






Typical Applications


V 3023 Interfaced with Intel CPU (RD and WR pulse)



V 3023 Interfaced with Motorola CPU (DS or RD pin tied to CS, and R/W)



Process Application




- The formula in Fig. 5 is used by software to continually update the digital trimming register and so compensate the V 3023 for the ambient temperature.
- The timer is used to measure the duration the valve is on.
- The alarm feature is used to turn the controller power on and off at the time programmed by software. The V 3023 pulls IRQ active low on an alarm even in standby and thus can control the power on/off switch for the controller.
- The user RAM provides the controller with non volatile RAM for vital parameters. For example:
 - 1) the total on time for the valve to enable software to compute energy usage and also to identify when service is needed - 3 bytes
 - 2) average on time for the valve
 - 2 bytes 3) maximum temperature ever encountered together
 - with the time and date - 6 bytes 4) date of last service and service man's ID - 4 bytes
- 5) identification code for the controller
- 1 byte




Package and Ordering Information

Dimensions of SO28 Package



Dimensions of DIP18 Package



Ordering Information

The V 3023 is available in the following packages:

DIP18 pin plastic package SO28 pin plastic package V 3023 18P V 3023 28S

When ordering, please specify the complete part number and package.

Watch





Table (of Contents	Page
H 1063	Very Low Power Analog Clocks	5- 3
H 1137	Ultra Low Power Analog Watches	5- 9
H 1344	Very Low Power Analog Clocks	5 - 15
H 5050	Digital Car Clock	5-21



CMOS Circuit for Analog Quartz Clocks with Bipolar Stepping Motor Drive

Features

- 32kHz quartz oscillator
- Integrated capacitors, mask selectable
- Single battery operation
- 0.8µA typical current consumption
- Low resistance outputs for bipolar stepping motor
- Mask options for pad designation, motor period and pulse width, alarm frequency, modulation and duty cycle
- Alarm output function compatible with either NPN or PNP-driver transistors
- Alarm input function
- 1024Hz output on AL_{IN} pad for oscillator frequency verification
- Fast test function
- ESD protected terminals
- Integrated capacitor for digital trimming


Description

The H 1063 is a low power 32kHz analog clock integrated in HCMOS technology to drive a bipolar stepping motor. Frequency trimming is carried out by selecting on chip oscillator input capacitances through pad bonding. Both the motor pulse period and the motor pulse width are mask-programmable. See page 6 for already available options.


Application

■ Analog clocks

Functional Diagram



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Supply voltage range	V _{DD} - V _{SS}	-0.3	+5	V
Input voltage	V _{IN}	V _{ss}	V_{DD}	V
Storage temperature	T _{STOR}	-55	+125	°C

Table 1

Stresses beyond these listed maximum ratings may cause permanent damage to the device. Exposure to conditions beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device contains circuitry to protect the terminals against damage due to high static voltages or electrical fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

Recommended Operating Conditions

Parameter	Symbol	Value	Units
Ambient temperature	T	25	ç
Quartz frequency	f _Q	32768	Hz
Quartz series resistance	Ro	30	kΩ
Motor coil resistance	R _M	200	Ω
Positive supply	V _{DD}	1.5	٧
Negative supply	V _{ss}	0	V

Table 2

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	T _{OPR}	-20		+70	°C
Quartz series resistance			30	50	kΩ

Table 3

Electrical and Switching Characteristics

at recommended operating conditions (valid unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply voltage	V _{DD}	Operating	+1.1		+1.8	V
Supply current	I _{DD}	Without motor, AL _{IN} , C1,				
		C2, C3, C4 open		0.8	2.0	μΑ
Motor Output						
Current into load	I _M	$V_{DD} = 1.2V, R_{M} = 200\Omega$	±4.3			mA
Pulse period	T ₁			Mask option*		s
Pulse width	t _w	1		Mask option*		ms
Alarm Output						
Frequency	f _A			Mask option*		Hz
Modulation	f _{A1}			Mask option*		Hz
Cycle time	t ₂	1		Mask option*		s
Pulse duration	t _P			Mask option*		S
Output current for	ALOUTN	$V_{DD} = 1.2V, V_{OL} = 0.2V$	0.5			μA
driving NPN-transistor	ALOUTP	$V_{DD} = 1.2V, V_{OH} = 0.7V$	0.3			mA
Output current for	ALOUTN	$V_{DD} = 1.2V, V_{OL} = 0.5V$	0.3			mA
driving PNP-transistor	ALOUTP	$V_{DD} = 1.2V, V_{OH} = 1.0V$	0.5			μΑ
Alarm Input		1				
Test In/Output	1.					
Alarm input delay Test frequency	t _{ALD}		125	4004	570	ms
Input current (alarm)	f _T	Input at V _{ss}		1024	40	Hz
Input current	I _{IN}	Input at V _{DD}	-1 1	-8 20	-10 30	μA
Oscillator	I _{IN}	Input at V _{DD}	'	20	30	μΑ
Build-up time	t _{START}	$V_{DD} = 1.2V$			2	s
Stability against supply	START △f	$C_{IN} = C_{OLIT} = 20pF$			2	5
voltage variations	$\Delta V_{DD} \cdot f$	$1.1V \le V_{DD} \le 1.8V$		7	10	ppm/V
Integrated capacitance	Cout	1:10 = 0BB = 1:00	ļ	$\pm (C_{OUT} \cdot 0.1 + 0.5)$	10	ppii/v
miogranoa capacitamos	CIN			$\pm (C_{IN} \cdot 0.1 + 0.5)$		pF
Integrated capacitances	Ci	Without external stray		3		pF
for bonding options	C2	capacitance		4		pF
.	СЗ	1		5		pF
	C4			6		ρF


^{* :} See "Available options" on page 6.

Table 4




Timing Waveforms

Motor Output Waveform



Alarm Output Waveform





Functional Description

Oscillator

The quartz oscillator consists of an inverter, internal feedback resistor to bias the input, series output resistance to improve stability and two fixed capacitors on OSC_{OUT} and OSC_{IN} . They are both variable by mask option. In addition to this there are also 4 pads selectable capacitors at OSC_{IN} . Frequency trimming is achieved by selecting one or more of the 4 capacitors which allows the input capacitance to be increased by 3 pF to 18 PF in 1 pF steps.

Motor Drive Output

The circuit contains two push-pull output buffers for driving bipolar stepping motors. Between two pulses, both P-channel transistors conduct. During an output pulse, the N-channel transistor of one buffer and the P-channel transistor of the other buffer are conducting. The outputs are protected against inductive voltage spikes with diodes to both supply pins.

Both the motor pulse period and motor pulse width are programmable by metal mask over a wide range of values (see page 6 for available options).

Alarm Output

The alarm is activated by connecting $AL_{\rm IN}$ to $V_{\rm SS}$ and it deactivated by opening the connection. A metal masl option is available to program a continuous activation o the alarm output.

The alarm output driver contains a push-pull output buf fer to drive an external sound source by means of a external bipolar transistor. A metal mask option is avail able to allow the use of NPN or PNP-transistors.


The tone frequency, modulation frequency and cycle time (ON/OFF time) are metal mask selectable.

Test Mode

The AL_{IN} pin fulfills three functions:


- a) For normal operation, the AL_{IN} pin is left open. The circuit provides a square wave signal of 1024Hz which can be used to tune the oscillator.
- b) If the pin is connected to $V_{\rm SS}$, the alarm signal is provided at pin $AL_{\rm OUT}$.
- c) If the AL_{IN} pin is connected to V_{DD} , all output frequencies are increased by a factor of 64, the alarm modulations of $f_{A1}=8$ Hz and $f_{A}=2$ kHz are suppressed.

Test configuration





Pad Location Diagram



Chip size is X = 1117 by Y = 1523 microns or X = 44 by Y = 60 mils Note: The origin (0,0) is the lower left coordinate of center pads. The lower left corner of the chip shows distances to origin.

Fig. 6





Available Options

	Mo	otor		Alarm (Output		Integrated (Capacitance	Alarm
Option	Period	Pulse width	Frequency	Modulation	Cycle Time	Pulse Duration	Fix	Fix	Output Transistor
	(T ₁)	(t _w)	(f _A)	(f _{A1})	(T_2)	(t _P)	(C _{IN})	(C _{OUT})	
V31	2s	31.24 ms	2048 Hz	8 Hz	1s	0.5s	8pF	20 pF	NPN
V40	2s	46.8 ms	2048 Hz	8 Hz	4 s	1 s	8pF	20 pF	NPN
V41	2s	31.24 ms	2048 Hz	8 Hz	4 s	1 s	8pF	20 pF	NPN
V42	2s	15.6 ms	2048 Hz	8 Hz	4 s	1 s	8pF	20 pF	NPN
V44	2s	23.4 ms	2048 Hz	8 Hz	4 s	1 s	8pF	20 pF	NPN
V48	2s	46.8 ms	2048 Hz	8 Hz	1 s	0.5s	8pF	20 pF	NPN
V49	2s	31.24 ms	2048 Hz	8 Hz	1 s	0.5s	8pF	20 pF	PNP
V60	2s	46.8 ms	2048 Hz	8 Hz	4 s	1 s	8pF	20 pF	NPN

Table 5



CMOS Circuit for Analog Quartz Watches

atures

2kHz quartz oscillator
)perating voltage range -1.2V to -1.8V ligh oscillator stability

ntegrated capacitors, mask selectable

Mask options for pad designation, motor period and notor pulse width

Shorted motor coil between motor pulses

ast motor test function

:SD protected terminals

12Hz output on TEST pad for quartz frequency neasurement

ully debounced TEST input and RESET input


scription

H 1137 is a low power 32kHz analog watch chip designodrive a stepping motor. Motor pulse width is programle from 0.9765 to 14.65 milliseconds in steps of 0.9765 seconds. Motor pulse period is programmable from 2 x 2 x 60 seconds in steps of 1 second. Motor pulse period so programmable from 2 x 0,25 to 2 x 15,75 seconds in sof 0,25 seconds. Input and output capacitors are inteed on the chip. Their values are metal mask selectable. selection of width, period and capacitance are metal ons and do not require additional bonds.


plication

nalog watches

Functional Diagram



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Min.	Тур.	Max.	Units
Supply voltage	V _N	-3.6		+0.2	٧
Voltage applied to					
other terminals	1	V _N -0.3		$V_{P} + 0.3$	V
Storage temperature	T _{STOR}	-55		+125	°C

Stresses beyond these listed maximum ratings may cause permanent damage to the device. Exposure to conditions beyond specified operating conditions may affect device reliability or cause malfunction.

Recommended Operating Conditions

Parameter	Symbol	Value	Units
Ambient temperature	T	25	°C
Quartz frequency	fa	32768	Hz
Quartz series resistance	Ro	30	kΩ
Motor coil resistance	R _M	2.0	kΩ
Positive supply	V _P	0	V
Negative supply	V _N	-1.55	V
Supply source resistance	R _I	10	Ω

Handling Procedures

This device contains circuitry to protect the terminals against damage due to high static voltages or electrical fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	T _{OPR}	-10		+60	°C
Quartz series resistance		İ	30	50	kΩ
Trimmer capacitance	C _{TR}	3		30	pF

Electrical and Switching Characteristics


at recommended operating conditions unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply voltage range	V _N		-1.8	-1.55	-1.2	٧
Mean dynamic current	I _{DYN}	without motor and quartz, 32kHz and 32kHz inverted square wave forced at OSC _{IN} and OSC _{OUT} , TEST open		90	150	nA
Mean current consumption	I _N	with quartz, without motor, TEST open, C _{TR} = 12pF		200	350	nA
Oscillator						
Transconductance	gm	$V_N = -1.2V, V_{PP} = 300 \text{mV}$	2.5			μ mho
Starting voltage	V _{ST}	Within 10 seconds		0.75		V
Starting time	T _{ST}	Recommended operating conditions			2	s
Stability df/f*dV _N		Between -1.4V and -1.6V		1.5		ppm/V
Motor Drivers						
Voltage across motor	V _{MOT}	$V_{N} = -1.55V, R_{M} = 2k\Omega$	1.35	1.40		V
Voltage across motor	V _{MOT}	$V_{N} = -1.25V, R_{M} = 2k\Omega$	1.0	1.10		V
Voltage across motor	V _{MOT}	$R_I = 300\Omega, T_{OPR}$	1.0	1.20		V
Short circuit impedance	R _{CC}	Between motor pulses		150	300	Ω
Test Input / Output						
Amplitude	V _{TST}	$ZI = 30pF//1M\Omega$	1.35			V _{PP}
Mean current	I _{TST}	Pad connected to V _P		70	250	nA
Reset Input						
Debounce delay	Ts		7.81		23.43	ms
Input current after debounce delay*	Is	Pad connected to V _P		7	50	nA


^{*} Is the average input current, modulated by a frequency of 64Hz




ming Waveforms



Motor drive output and reset




Fast motor test mode, TEST = V_P





Block Diagram



Pin Assignments

Name	Function
V _N	Negative supply voltage
V _P	Positive supply voltage
OSCIN	Oscillator input
OSCOUT	Oscillator output
MOT ₁	Motor drive output 1
MOT ₂	Motor drive output 2
RESET	Reset input
TEST	Test input / output

Functional Description

Oscillator

The 32'768Hz clock frequency is generated by a crystal oscillator. Input and output capacitors are integrated in the chip. Their values are metal mask selectable.

Motor drive output

The H 1137 contains two push-pull output buffers for driving bipolar stepping motors (see Fig. 3). Between two pulses, the two p-channel devices are active for motor damping.

Pulling the RESET input to V_P resets the frequency dividers and disables the motor pulses. Motor pulses in progress when the RESET function is applied, will be completed. After releasing the RESET pad from VP, the next motor pulse appears with a delay of one half motor cycle on the drive output MOT₁ if the last motor pulse appeared on MOT₂ or vice-versa (see Fig. 3). Due to the debounce circuitry on the RESET input, V_P must be applied for at least 23.4 ms to be accepted as RESET.

Test mode


The TEST pad fulfils two functions:

- a) For normal operation, the TEST pad is left open. The cir. cuit outputs a square wave signal of 512Hz which can be used for tuning the oscillator.
- b) If the TEST pad is connected to V_P, the period for the motor pulses changes to either 2 x 31.25 ms or 2 x 62. ms (mask options), while the motor pulse width remain unchanged (fast motor test).

Test

Test Pad	Function	Description
Connected to V _P	Fast motor test	Increase the frequency for the motor pulses to 16Hz (32Hz)
Open	Normal operation	Output of square wave signal (512Hz)

Test configuration





etal Mask Option Possibilities

itor pulse and capacitance

m-Range Range Range Description resolut. min. max. Motor pulse period 2x1.00s 2x60.00s 1.00s Fast motor TEST 1 2x31.25ms 2x62.50ms Motor pulse width 0.9765ms 14.65ms 0.9765ms Oscillator input capacity 2pF $C_{IN} + C_{OUT}$ 1pF Oscillator output capac. 1pF 2.7pF = 35pF

Pad options


Sym- bol	Description	Pad Layout 1	Pad Layout 2	Pad Layout 3
TEST	Pad TEST	Pad 10	Pad 2	Pad 8
RESET	Pad RESET	Pad 8	Pad8	Pad 2
		Pad 2	Pad 10	Pad 10
		not used	not used	not used

ssible versions Option list (supply voltage - 1.55V)

							Opti	ions							
	М	otor ou	tput		rated icitor				Des	ignation	pad				Com- patible
ersions	Period s	Pulse width ms	Fast mode ms	OSC _{IN}	OSC _{OUT}	Pad 1	Pad 2	Pad 3	Pad 4	Pad 5	Pad 6	Pad 7	Pad 8	Pad 10	EURO- SIL E1208
1137 V01	2x12	6.8	2x62.5	2	18	V _N	-	OSCIN	OSCOUT	V _P	MOT ₂	MOT ₁	RESET	TEST	Α
1137 V02	2x1	3.9	2x62.5	2	14	V _n	TEST	OSCIN	OSCOUT	V _P	MOT ₂	MOT ₁	RESET	-	В
1137 V03	2x10	7.8	2x62.5	2	22	V _N	RESET	OSCIN	OSCOUT	V _P	MOT ₂	MOT ₁	TEST	-	С
1137 V04	2x12	5.9	2x62.5	2	14	V _N	TEST		OSCOUT		MOT ₂	MOT ₁	RESET	-	D
1137 V05	2x1	6.8	2x62.5	2	14	V _N	TEST		OSCOUT		MOT ₂	MOT ₁	RESET	-	E
1137 V07	2x10	5.9	2x62.5	2	16	V _N	RESET	OSCIN	OSCOUT	V _P	MOT ₂	MOT₁	TEST	-	G
1137 V08	2x12	6.8	2x62.5	2	14	V_N	TEST	OSCIN	OSC _{OUT}	V _P	MOT ₂	MOT₁	RESET	-	Н
1137 V09	2x1	7.8	2x62.5	2	20	V _N	TEST	OSCIN	OSC _{OUT}	V _P	MOT ₂	MOT₁	RESET	-	IS
1137 V10	2x1	3.9	2x62.5	2	14	V _N	-	OSCIN	OSC _{OUT}		MOT ₂	MOT₁	RESET	TEST	K
1137 V11	2x12	5.9	2x62.5	2	14	V _N	-		OSC _{OUT}	V _P	MOT ₂	MOT₁	RESET	TEST	L
1137 V12	2x1	6.8	2x62.5	2	14	V _N	-		OSC _{OUT}	V _P	MOT ₂	MOT₁	RESET	TEST	М
1137 V13	2x12	6.8	2x62.5	2	14	V _N	-		OSC _{OUT}	V _P	MOT ₂	MOT₁	RESET	TEST	N
1137 V14	2x1	4.9	2x62.5	2	16	V _N	TEST		OSC _{OUT}		MOT ₂	MOT₁	RESET	-	0
1137 V15	2x1	6.8	2x62.5	2	20	V _N	TEST	OSCIN	OSCOUT	V _P	MOT ₂	MOT₁	RESET	i -	Р
1137 V16	2x1	5.9	2x62.5	2	14	V _N	TEST		OSCOUT	V _P	MOT ₂	MOT₁	RESET	-	S
1137 V17	2x5	5.9	2x62.5	2	14	V _N	TEST	OSCIN	OSCOUT	V _P	MOT ₂	MOT ₁	RESET	-	Т
1137 V19	2x20	7.8	2x62.5	2	14	V _N	TEST	OSCIN	OSCOUT	V _P	MOT ₂	MOT₁	RESET	-	V
1137 V20	2x20	5.9	2x62.5	2	14	V _N	TEST	OSCIN	OSC _{OUT}	V_P	MOT ₂	MOT₁	RESET	-	WA
1137 V21	2x1	4.9	2x62.5	2	14	V _N	TEST	OSCIN	OSCOUT	V _P	MOT ₂	MOT₁	RESET	-	WB
1137 V22	2x1	3.9	2x62.5	2	20	V _N	TEST	OSCIN	OSC _{OUT}	V _P	MOT ₂	MOT₁	RESET	-	WD
1137 V23	2x1	5.9	2x62.5	2	20	V _N	TEST	OSCIN	OSC _{OUT}	V _P	MOT ₂	MOT₁	RESET	-	WE
1137 V24	2x10	6.8	2x62.5	2	14	V _N	TEST	OSCIN	OSC _{OUT}	V _P	MOT ₂	MOT₁	RESET	-	WF
1137 V25	2x5	7.8	2x62.5	2	20	V _N	TEST	OSCIN	OSCOUT	V _P	MOT ₂	MOT₁	RESET	-	WG
1137 V26	2x20	6.8	2x31.25	2	14	V _N	TEST		OSCOUT		MOT ₂	MOT₁	RESET	-	WH.
1137 V27	2x0.5	4.9	2x62.5	2	14	V _N	TEST	OSCIN	OSCOUT	V _P	MOT ₂	MOT ₁	RESET	-	
1137 V28	2x40	5.9	2x62.5	2	14	V _N	TEST		OSC _{OUT}		MOT ₂	MOT,	RESET	-	
1137 V51	2x5	4.9	2x31.25	2	23	V _N	TEST	OSCIN	OSCOUT	V _P	MOT ₂	MOT ₁	RESET	_	
1137 V52	2x5	7.8	2x31.25	2	23	V _N	TEST	OSCIN	OSCOUT	V _P	MOT ₂	MOT,	RESET	-	
1137 V53	2x1	3.9	2x31.25	2	23	V _N	TEST		PSC _{OUT}		MOT ₂	MOT₁	RESET	-	
1137 V54	2x20	4.9	2x31.25	2	23	V _N	TEST	OSCIN	OSCOUT	V _P	MOT ₂	MOT ₁	RESET	-	



Chip Information



¹⁾ nn stands for the version



CMOS Circuit for Analog Quartz Clocks with Bipolar Stepping Motor Drive

Features

- 32kHz quartz oscillator
- Integrated capacitors, mask selectable
- Single battery operation
- \blacksquare 0.7 μ A typical current consumption
- Low resistance outputs for bipolar stepping motor
- Mask options for pad designation, motor period and pulse width, alarm frequency, modulation and duty cycle
- Alarm output function compatible with either NPN or PNP-driver transistors
- Alarm input function
- 1024Hz output on AL_{IN} pad for oscillator frequency verification
- Fast test function
- ESD protected terminals


Description

The H 1344 is a low power 32kHz analog clock integrated circuit designed in HCMOS technology to drive a bipolar stepping motor. A set of capacitors is provided on chip to be connected, in any combination, to the two oscillator terminals, with a maximum total capacitance of 48pF. Both the motor pulse period and the motor pulse width are mask-programmable. See page 6 for already available options.


Application

Analog clocks

Functional Diagram



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Supply voltage range	V _{DD} - V _{SS}	-0.3	+5	٧
Input voltage	V _{IN}	V _{SS}	V _{DD}	V
Storage temperature	T _{STOR}	-55	+125	°C

Table 1

Stresses beyond these listed maximum ratings may cause permanent damage to the device. Exposure to conditions beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device contains circuitry to protect the terminals against damage due to high static voltages or electrical fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

Recommended Operating Conditions

Parameter	Symbol	Value	Units
Ambient temperature	Т	25	°C
Quartz frequency	f _Q	32768	Hz
Quartz series resistance	Ro	30	kΩ
Motor coil resistance	R _M	200	Ω
Positive supply	V _{DD}	1.55	V
Negative supply	V _{SS}	0	V

Table 2

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	T _{OPR}	-20		+70	°C
Quartz series resistance			30	50	kΩ
Trimmer capacitance	C _{TR}	1.5		30	рF

Table 3

Electrical and Switching Characteristics

at recommended operating conditions (valid unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply voltage	V _{DD}	operating	+1.1		+1.8	٧
Supply current	I _{DD}	without motor, AL _{IN} open		0.7	2.0	μΑ
Motor Output						
Current into load	I _M	$V_{DD} = 1.2V, R_{M} = 200\Omega$	±4.0			mA
Pulse period	T ₁			Mask option*		s
Pulse width	t _w			Mask option*		ms
Alarm Output						
Frequency	f _A			Mask option*		Hz
Modulation	f _{A1}			Mask option*		Hz
Cycle time	t ₂]		Mask option*		s
Pulse duration	t _P			Mask option*		s
Output current for	I _{ALOUTN}	$V_{DD} = 1.2V, V_{OL} = 0.2V$	0.5			μΑ
driving NPN-transistor	ALOUTP	$V_{DD} = 1.2V, V_{OH} = 0.7V$	0.3			mA
Output current for	ALOUTN	$V_{DD} = 1.2V, V_{OL} = 0.5V$	0.3			mA
driving PNP-transistor	ALOUTP	$V_{DD} = 1.2V, V_{OH} = 1.0V$	0.5			μΑ
Alarm Input						
Test In/Output	1.		405		570	
Alarm input delay	t _{ALD}	i	125	1004	570	ms
Test frequency	f _T	Input at 1/ 1/ 1/ 1/ 1/	-1	1024 -5	-10	Hz
Input current (alarm) Input current	IN	Input at V_{SS} , $V_{DD} = 1.4V$ Input at V_{DD}	1	-5 15	30	μA ^
•	I _{IN}	input at V _{DD}	'	15	30	μΑ
Oscillator					_	
Build-up time	t _{START}	V _{DD} = 1.2V			2	s
Stability against supply	$\frac{\triangle f}{\triangle V}$	$1.1V \le V_{DD} \le 1.8V$		5	12	nnm/\/
voltage variations Output capacitance	$\triangle V_{DD} \times f$ C_{OUT}	1.1V = V _{DD} = 1.0V		Mask option*	12	ppm/V pF
Input capacitance				Mask option*		pF
приссараснансе	C _{IN}		L	ινιασκ υριίστι	L	l hr


See "Available options" on page 6.

Table 4




Timing Waveforms

Motor Output Waveform



Alarm Output Waveform





Functional Description

Oscillator and Frequency Divider

The quartz oscillator consists of an inverter, internal feedback resistor to bias the input, series output resistance to improve stability and integrated capacitors. The values of the integrated capacitors are selectable by metal mask. The oscillator is designed for 32768Hz.

Motor Drive Output

The circuit contains two push-pull output buffers for driving bipolar stepping motors. Between two pulses, both P-channel transistors conduct. During an output pulse, the N-channel transistor of one buffer and the P-channel transistor of the other buffer are conducting. The outputs are protected against inductive voltage spikes with diodes to both supply pins.

Both the motor pulse period and motor pulse width are programmable by metal mask over a wide range of values (see page 6 for available options).

Alarm Output

The alarm is activated by connecting $ALARM_{IN}$ to V_{SS} and is deactivated by opening the connection. A metal mask option is available to program a continuous activation of the alarm output.

The alarm output driver contains a push-pull output buffer to drive an external sound source by means of an external bipolar transistor. A metal mask option is available to allow the use of NPN or PNP-transistors.


The tone frequency, modulation frequency and cycle time (ON/OFF time) are metal mask selectable.

Test Mode

The ALARM_{IN} pin fulfills three functions:

- a) For normal operation, the ALARM_{IN} pin is left open. The circuit provides a square wave signal of 1024Hz, which can be used to tune the oscillator.
- b) If the pin is connected to V_{SS} , the alarm signal is provided at pin 6.
- c) If the ALARM_{IN} pin is connected to V_{DD}, all output frequencies are increased by a factor of 64, the alarm modulations of f_{A1} = 8Hz and f_A = 2kHz are suppressed.

Test configuration





50 x 59 mils

Pad Location Diagram All dimensions in μm 1000 978 OSC_{IN} 795 702 $\mathsf{OSC}_{\mathsf{OUT}}$ H 1344 V40 V41 V47 304 AL_{OUT} 231 MOT₂ 28 MOT₁ 276 192 905 0 1270 0 1000 978 $\mathsf{OSC}_{\mathsf{OUT}}$ 795 702 OSCIN H 1344 V05 V56 V38 304 AL_OUT 231 MOT₂ 0 28 MOT₁ 276 192 905 1270 Chip size: 1270 x 1499 microns

Fig. 6



Available Options

	Mo	otor		Alarm (Output		Integrated Capacitance		Alarm
Option	Period	Pulse width	Frequency	Modulation	Cycle Time	Pulse Duration			Output Transistor
	(T ₁)	(t _w)	(f _A)	(f _{A1})	(T ₂)	(t _P)	(C _{IN})	(C _{OUT})	
V05*	2s	46.8ms	2048Hz	8Hz	4s	1s	16pF	23pF	NPN
V38	2s	46.8ms	2048Hz	8Hz	4s	1s	3pF	28pF	NPN
V40	2s	46.8ms	2048Hz	8Hz	4s	1s	3pF	20pF	NPN
V41	2s	23.4ms	2048Hz	8Hz	4s	1s	3pF	20pF	NPN
V47	2s	31.24ms	2048Hz	8Hz	1s	0.5s	3pF	20pF	NPN
V56*	2s	46.8ms	2048Hz	8Hz	4s	1s	19pF	23pF	NPN

^{*:} Without external trimmer (quartz classes to be matched).

Table 5



CMOS Car Clock Circuit

Features

- 4.19 MHz quartz oscillator
- Frequency is programmable via a 5 bit E²PROM (no trimming capacitor required)
- LCD drive voltage adjustable via 5 bit E²PROM for best contrast and largest viewing angle
- Temperature compensated LCD drive voltage for best contrast and largest viewing angle
- 12 hour or 24 hour display mode selectable via MODE input
- Colon flash option selectable via FLASH input
- Operating ambient temperature range: -40 to +85°C
- 28 lead mini package (SO28)
- Auto-increment mask programmable to 1 Hz, 2 Hz or 4 Hz
- DATA and V_{PP} are normal logical inputs
- Excellent immunity from electromagnetic radiation

Description


The H 5050 is a 4.19 MHz CMOS car clock circuit providing hours and minutes display. It is designed to drive a 3¾ digit, 2:1 multiplexed 7 segment clock display with AM and PM functions (e.g. Philips LTD133 liquid crystal display).

Time setting functions are accomplished via 2 inputs S1 and S2. Oscillator frequency and LCD drive voltage are programmable via on-chip $\rm E^2PROM$.


Applications

■ Car clocks

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply voltage	V_{DD}	with relation to V _{SS}	-		8	٧
Supply current	I _{DD}		-		3	mA
Voltage applied to input pins	V _i	with relation to V _{SS}	-0.3		V _{DD} +0.3	V
Storage temperature	T _{STO}		-65		+150	°C
Operating temperature range	TA		-40		+85	°C

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Electrical Characteristics

 $V_{DD}=3\div6$ V, $T_A=-40$ to $+85^{\circ}C$, quartz: frequency = 4.194304 MHz, max. frequency tolerance = \pm 30*10⁻⁶, $R_S=50~\Omega,~C_L=12$ pF, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply		:				
Supply voltage	V_{DD}	Programmable	3	-	6	V
Supply voltage variation	$\triangle V_{DD}$	S1 or S2 closed	-	-	50	mV
Supply voltage variation due	TC	$V_{DD} = 4.5 V$	-	-0.35	-	%/°K
to temperature			-	-16	-	mV/°K
Supply current	I _{DD}	Note 1)	500		2000	μΑ
Capacitance	C _{EXT}	External capacitor	22	47	-	μF
Oscillator						
Start time	tosc		-	- '	200	ms
Frequency stability	$\triangle f/f \cdot \triangle V_{DD}$	$\triangle V_{DD} = 100 \text{mV}$	-	-	1	ppm/V
Input capacitance	C	:	-	16	-	pF
Output capacitance	C _o			16		pF
Feedback resistance	R _{fb}		300	1000	3000	kΩ
Inputs						
Pull-up resistance	R _{Pu}	$S1, S2, TS, SEL, DATA$ and V_{PP}	45	90	180	kΩ
Pull-up/down resistance	R _{Pu/d}	MODE	100	300	1000	kΩ
Debounce time	t _{Deb}	S1 and S2 only	78	-	110	ms
Backplane						
Output resistance	R _{BP}	High/low level \pm 100 μ A	-	-	3	kΩ
Segments						
Output resistance	R _{SEG}	± 100 μA	-	-	5	kΩ
DC offset voltage	V _{dc}	200 kΩ/1 nF		-	50	mV

 $^{^{1)}}$ A suitable external resistor R must be selected: Example: V_{DD} = 5 V, R_{min} = (12 V - 5 V) / 2000 μ A = 3.5 k Ω

Table 2




Pin Description

Pin	Name	Function	
1	S1	Hour adjustment input	
2	DATA	E ² PROM data input	
2	OSCIN	Oscillator input	
4	OSCOUT	Oscillator output	
5 6 7 8	V_{SS}	Negative supply voltage	
6	MODE	12/24 hour mode select input	
7	V_{PP}	Programming input	
	TS	Test speed-up mode input	
9	ENABLE	Enable input for S1 and S2	
10	V _{DD}	Positive supply voltage	
11	FLASH	Colon option input	
12	SEL	E ² PROM select input	
13	S2	Minute adjustment input	
14	B4/C4	Segment driver	
15	G4/D4	Segment driver	
16	F4/E4	Segment driver	
17	B3/C3	Segment driver	
18	G3/AD3	Segment driver	
19	F3/E3	Segment driver	
20	A4/COL	Segment driver	
21	B2/C2	Segment driver	
22	G2/D2	Segment driver	
23	F2/E2	Segment driver	
24	B1/C1	Segment driver	
25	A2/ADEG1	Segment driver	
26	AM/PM	Segment driver	
27	BP2	Backplane 2	
28	BP1	Backplane 1	

Table 3

Segment designation of LCD display




Functional Description

Outputs

The circuit presents LCD data at pins 14 to 26. Two way (1:2) multiplex driving is used in order to save circuit pins. The backplane signals appear at pin 27 and 28 respectively. In Fig. 3 the corresponding waveforms are shown.

Backplane and Segment Waveforms



The average voltages across the segments have the following values:

 $\begin{array}{l} V_{ON(ms)} = 0.79 \ V_{DD} \\ V_{OFF(ms)} = 0.35 \ V_{DD} \end{array}$

LCD Driving Voltage

The on-chip shunt regulator controls the value of supply voltage according to ambient temperature and the content of the 5 bit voltage E²PROM. This guarantees best contrast and largest viewing angle for the whole temperature range (see section "LCD Voltage Programming").

12/24 Hour Mode

Operation of 12 hour or 24 hour mode is selected via MODE input. If MODE input is floating and a reset occurs (see section "Segment Test and Reset"), the mode will change from 12 hour to 24 hour or vice versa.

Power-Up

After power-up the actual mode and LCD display is set according to connection of the mode input:

- 1:00 AM 12 hour mode when MODE input is connected to V_{DD}
- 1:00 24 hour mode when MODE input is floating or connected to V_{SS}.



Color

If FLASH input is held at $V_{\rm DD}$ colon will flash at 1 Hz (duty cycle 50%). Connecting FLASH to $V_{\rm SS}$ displays a stable colon.

Time Setting

Time setting is accomplished via the two inputs S1 and S2. These two inputs are pulled to V_{DD} via on-chip resistors of about 90 k Ω . This in conjunction with debouncer circuitry (debouncing time 78 \div 110 ms), allows the use of simple single-throw switches.

Set Enable

Connecting ENABLE to V_{DD} enables inputs S1 and S2, connecting ENABLE to V_{SS} makes S1 and S2 inactive.

Hours Setting

When S1 is pulled to V_{SS} the hours counter is incremented by 1 immediately (after debounce time). If S1 is held at V_{SS} , after a pause of $1 \div 1.25$ s, the hours counter is auto-incremented at a rate of 1, 2 or 4 Hz (depending on auto-incremented at a rate of 1, 2 or 4 Hz (depending on setting mode the carry from minutes counter is not propagated.

Minutes Setting

When S2 is pulled to V_{SS} the minutes counter is incremented by 1 immediately (after debounce time). If S2 is held at V_{SS} , after a pause of $1 \div 1.25$ s, the minutes counter is auto-incremented at a rate of 1, 2 or 4 Hz (depending on metal version) until S2 is released again. In minutes setting mode the carry is not propagated to the hours counter. In addition to minutes setting, the seconds counter is reset to zero.

Segment Test and Reset

If S1 and S2 are pulled to $V_{\rm SS}$ together, all LCD segments are turned ON. Releasing both switches resets the clock and the display is set according to MODE input:

1:00 AM if MODE input is connected to V_{DD} 0:00 if MODE input is connected to V_{SS} Display mode changes if MODE input is floating.

Display mode changes if MODE input is floating. If DATA input is hold low during segment test, no reset occurs.

Test Mode


In normal operating mode TS input must be connected to $V_{\rm DD}$. Connecting TS to $V_{\rm SS}$ allows quick testing of the display via the inputs S1 and S2. Debounce time and autoincrement rate are 64 times faster than normally. Additionally the carry to the seconds counter is inhibited. TS has an internal pull-up resistor, however for safety reasons it should be connected to $V_{\rm DD}$.

E²PROM Programming

The inputs DATA, SEL and V_{PP} are used to program the voltage and frequency E²PROMs. SEL input is used to select between voltage E²PROM (SEL high or floating) and frequency E²PROM (SEL low). When pulled to V_{SS} or -5 V in reference to V_{DD}, V_{PP} enables E²PROM programming sequence. DATA input serves for two purposes: any negative pulse (V_{SS} or -5 V in reference to V_{DD}) increments a 5 bit programming counter by 1 (on the positive edge), if the pulse width is between 4 to 6 ms the selected E²PROM is erased (first long pulse after V_{PP} has gone low) or programmed with the content of the programming counter (second long pulse after V_{PP} has gone low). If the programming counter has reached its maximum value and an additional pulse is applied, the programming counter is reset to 0 again.


During programming sequence (V_{PP} low) the content of the programming counter, instead of the E²PROM, defines the value of LCD voltage if SEL is high or floating, or the oscillator frequency if SEL is low. This allows the control and interactive adjustment of the appropriate parameter. E²PROM programming must be done at ambient temperature.







Programming Interconnections




Programming Inputs

The inputs DATA, SEL and V_{PP} have internal pull-up resistors, but for safety reasons V_{PP} should be connected to V_{DD} .

LCD Voltage Programming

To enable LCD voltage programming, SEL is pulled to V_{DD} (or left floating). Then a negative voltage of -5 V in reference to V_{DD} is applied to V_{PP} to enable the programming sequence. A first negative pulse of $4\div 6$ ms is applied to the DATA input to clear the 5 bit voltage E^2PROM (the lowest possible LCD voltage is now programmed, and programming counter is set to 1). Any further short pulse $(0.5\div 1.5\,\mu s)$ on the DATA input will increment the programming counter by one and therefore increase LCD voltage by one step of 150 mV typically. When the desired voltage is reached, a second long pulse $(4\div 6$ ms) writes the value of the programming counter into the voltage E^2PROM . At the end, V_{PP} is pulled to V_{DD} again in order to leave the programming cvcle.

Regulated Voltage as a Function of Temperature



Frequency Programming

To enable frequency programming, SEL is pulled to V_{SS}. Then V_{SS} or -5 V in reference to V_{DD} is applied to V_{PP} to enable the programming sequence. A first negative pulse of 4 ÷ 6 ms is applied to the DATA input to clear the 5 bit frequency E2PROM (the highest possible oscillator frequency is now programmed, and programming counter is set to 1). Any further short pulse $(0.5 \div 1.5 \,\mu\text{s})$ on the DATA input will increment the programming counter by one and therefore decrease oscillator frequency by one step (see Table 3). When the desired frequency is reached a second long pulse (4 ÷ 6 ms) writes the value of the programming counter into the frequency E²PROM. At the end, the V_{PP} input has to be pulled to V_{DD} again in order to leave the programming cycle. Electronic adjustment of the oscillator frequency eliminates the requirement of an external trimming capacitor.

Frequency Programming ($\triangle t = 7.63 \ \mu s$)*

Frequency deviation △f/f[ppm]	Number of pulses	Backplane period* [ms]
0	0	15.625
- 3.8	1	15.633
- 7.6	2	15.641
-11.4	3	15.648
 -117.8	 31	 15.861

^{*} Applies to programming cycle

Table 3

Static Protection and Handling

Static Protection

Input and output pads are protected against electrostatic discharges. The device is designed to withstand the following test:

Conditions: 2 kV pulse from 100 pF capacitor, 1.5 k Ω series resistance with reference to substrate V_{DD}. No degradation of pad characteristic or device performance is permitted. This test is an intrinsic part of the qualification procedure.

Handling

Reasonable care should be taken in handling and mounting operations to avoid the generation and discharge of electrostatic potentials.

Latch-up Protections

Inputs and outputs are protected against latch-up. The device is designed to withstand the following tests:

Static Latch-up

No latch-up triggered with \pm 30 mA @ maximum power supply voltage.


Dynamic Latch-up

No latch-up triggered with \pm 50 V from 220 pF, 50 Ω series resistance @ maximum power supply voltage.

These tests are an intrinsic part of the qualification procedure.




Typical Application



Package and Ordering Information

Dimensions of SO28 Package



Ordering Information

Option	Type	Package
1 Hz auto increment	H 5050 - 1H	SO28
2 Hz auto increment	H 5050 - 2H	SO28
4 Hz auto increment	H 5050 - 4H	SO28

Chipform and others on request.

When ordering please specify complete type and package information.





of Contents	Page
Failsafe Watchdog	6- 3
Self Recovering Watchdog	6-11
3V Self Recovering Watchdog	6-19
Highly Accurate Power Surveillance and Software Monitoring	6-27
Highly Accurate Power Surveillance and Software Monitoring with Chip Select	6-37
Power Surveillance and Software Monitoring	6 - 49
Highly Accurate Voltage Window Surveillance and Software Monitoring	6 - 59
Highly Accurate Voltage Window Surveillance and Software Monitoring with Chip Select	6 - 69
	Failsafe Watchdog Self Recovering Watchdog 3V Self Recovering Watchdog Highly Accurate Power Surveillance and Software Monitoring Highly Accurate Power Surveillance and Software Monitoring with Chip Select Power Surveillance and Software Monitoring Highly Accurate Voltage Window Surveillance and Software Monitoring Highly Accurate Voltage Window Surveillance and Software Monitoring Highly Accurate Voltage Window Surveillance and Software Monitoring





Failsafe Watchdog

Features

- Failsafe watchdog function: timeout warning after 1st timeout period, reset after 2nd timeout period, reset remains active to avoid further failures
- Standard timeout period and power-on reset time (10 ms), externally programmable if required
- V_{IN} monitoring with 3 standard or programmable trigger voltages for: power-on reset initialization, advanced power-fail warning (SAVE), reset at powerdown (RES)
- V_{DD} monitoring: power-on reset initialization enabled only if $V_{DD}>=3.5~V$
- Internal voltage reference
- Works down to 1.5 V supply voltage
- Push-pull or open-drain outputs
- Low current consumption
- Available for normal and extended temperature range
- DIP8 and SO8 package


Description

The H 6006 is a monolithic low power CMOS device combining a programmable digital timer and a series of voltage comparators on the same chip. The device is specially convenient for Watch-Dog functions such as microprocessor and supply voltage monitoring. The watchdog part is designed to be used in all applications where it is important that after the occurence of a malfunction the microprocessor system is stopped to avoid further damage. The timeout warning signal (\overline{TO}) can be used to try to reactivate the system before halting it. The voltage monitoring part provides double security by combining both unregulated voltage and regulated voltage monitoring simultaneously. The H 6006 initializes the power-on reset after VIN reached VSH and VDD raises above 3.5 V. If VIN drops below VSL, the H 6006 gives an advanced warning signal for register saving and if the voltage drops further below V_{RL}, RES goes active. The H 6006 functions at any supply voltage down to 1.6V and is therefore particularly suited for start-up and shut-down control of microprocessor systems


Applications

- Microprocessor and microcontroller systems
- Point of sales equipment
- Telecom products
- Automotive subsystems

Typical Operating Configuration



Pin Assignment







Absolute Maximum Ratings

Parameter	Symbol	Conditions
Voltage V _{DD} to V _{SS}	V_{DD}	-0.3 to +8V
Voltage at any pin to V _{SS}	V _{MIN}	-0.3
Voltage at any pin to V _{DD} (except V _{IN})	V _{MAX}	+0.3
Voltage at V _{IN} to V _{SS}	VINMAX	+15V
Current at any output	I _{MAX}	±10mA
Storage temperature	T _{STO}	−65+150°C

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component.

Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature					
Industrial	TAI	-40		+85	l ∘c ∣
Extended	T _{AX}	-40		+125	°C
Supply voltage	V_{DD}	1.5	l	5.5	V
Comparator input voltage					
Version A2, A3, B2, B3	V _{IN}	0		V_{DD}	V
Version A1, B1	V _{IN}	0		12	V.
RC-oscillator programm-				ŀ	
ing (see Fig. 15)			l		
External capacitance	C1		İ	1	μF
External resistance	R1	10			kΩ

Table 2

Electrical Characteristics

 $V_{DD} = 5.0 \text{ V}$, $T_A = -40 \text{ to } +85^{\circ}\text{C}$ ($-40 \text{ to } +125^{\circ}\text{C}$ for extended temperature range version), unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
V _{DD} activation threshold	V _{ON}	T _A = 25°C	3		3.5	V
V _{DD} deactivation threshold	V _{OFF}	$T_A = 25^{\circ}C$		V _{ON} -1.5		V
Supply current	I _{DD}	RC open, TCL=5V, V _{IN} =0V		50	140	μΑ
Input V _{IN} , TCL						
Leakage current	I _{IP}	$V_{SS} < = V_{IP} < = V_{DD}$				
_	į	T _A = 85°C		0.005	1	μA
Input current on pin V _{IN}	I _{IN}	Versions A1, B1; V _{IN} = 10V		100	180	μΑ
TCL input low level	V _{IL}	1			0.8	V
TCL input high level	V _{IH}	1	2.4			V
TO, SAVE, RES Outputs	1	1				ļ
Leakage current	IOLK	Versions A1, A2, A3;				
•	1	$V_{OUT} = V_{DD}$		0.05	1	μΑ
Drive currents (all versions)	IOL	$V_{OI} = 0.4V$	3.2	8		mA
,	loL	$V_{DD} = 3.5V; V_{OL} = 0.4V$	2	1		mA
	I _{OL}	$V_{DD} = 1.6V; V_{OL} = 0.4V$	80			μΑ
Drive currents	I _{OH}	$V_{OH} = 4.0V$	3.2	8		mA
(versions B1, B2, B3)1)	I _{OH}	$V_{DD} = 3.5V; V_{OH} = \ge 2.8V$	2			mA
• • • • •	I _{OH}	$V_{DD} = 1.6 \text{ V}; V_{DH} = V_{DD} - 0.4$	80			μΑ

¹⁾ Versions: An = open drain outputs; Bn = push-pull outputs

Table 3

V_{IN} Surveillance

Voltage thresholds at T_A = 25°C

Version 1)	Comparator Reference	Input Resistance R _{VIN}	Thresholds	Threshold Tolerance	Ratio Tolerance ³⁾
A1,B1	V _{DD}	100kΩ	9.00 8.00 7.00 ²⁾	± 5%	± 2%
A2, B2	V _{DD}	~100MΩ	2.25 2.00 1.75 ²⁾	± 5%	± 2%
A3, B3	Band-gap reference	\sim 100M Ω	2.00 1.95 1.90	±10%	± 2%

¹⁾ Versions: An = open drain outputs; Bn = push-pull outputs

Table 4

²⁾ at $V_{DD} = 5V$ ³⁾ Threshold ratio as V_{SH}/V_{SL} or V_{SL}/V_{RL}



Timing Characteristics


 $V_{DD} = 5.0 \text{ V}, T_A = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$ ($-40 \text{ to } +125 ^{\circ}\text{C}$ for extended temperature range version), unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays TCL to output pins V _{IN} to output pins	T _{DIDO}	Excluding debounce time T _{DB}		250 4	500 10	ns μs
Logic transition times on all output pins	T _{TR}	Load 10kΩ, 100pF		30	100	ns
Timeout period	T _{TO}	RC open, unshielded, T _A = 25°C RC open, unshielded (not tested)	6 4.5	10	16 20	ms ms
T _{TCL} input pulse width	T _{TCL}		150			ns
Power-on reset debounce	D _{DB}			T _{TO/32}		ms


Table 5

Timing Waveforms

Voltage reaction: V_{DD} Monitoring




Voltage Reaction: V_{IN} Monitoring







Timer Reaction



Combined Voltage and Timer Reaction



Block Diagram





Pin Description

Pin	Name	Function
1	V _{IN}	Voltage monitoring input
2	TCL	Timer clear input signal
3	RC	RC oscillator tuning input
4	V_{SS}	GND terminal
5	V _{SS} RES	Reset output
6	SAVE	Save output
7	TO	Timer output signal
8	V_{DD}	Positive supply voltage terminal

Table 6

Functional Description

Supply Lines

The circuit is powered through the V_{DD} and V_{SS} pins. It monitors both its own V_{DD} supply and a voltage applied to the V_{IN} input.

V_{DD} Monitoring

During power-up the V_{IN} monitoring is disabled and \overline{RES} and \overline{SAVE} stay active low as long as V_{DD} is below V_{ON} (3.5 V). As soon as V_{DD} reaches the V_{ON} level, the state of the outputs depend on the watchdog timer and the voltage at V_{IN} relative to the thresholds (see Fig. 3 and 4). If the supply voltage V_{DD} falls back below V_{OFF} (1.5 V) the watchdog timer and the V_{IN} monitoring are disabled and the outputs \overline{SAVE} and \overline{RES} are active low. The V_{DD} line should be free of spikes.

V_{IN} Monitoring

The analog voltage comparators compare the voltage applied to VIN (typically connected to the input of the voltage regulator) with the stabilized supply voltage V_{DD} (versions A1, B1, A2, B2) or with the bandgap voltage (versions A3, B3) (see Fig. 7). At power-up, when V_{DD} reached V_{ON} and V_{IN} reaches the V_{SH} level, the SAVE output goes high, and the timer starts running, setting RES high after the time T_{TO} (see Fig. 4). If V_{IN} falls below V_{SL}, the SAVE output goes low and stays low until V_{IN} rises again above V_{SH}. If V_{IN} falls below the voltage V_{RL}, the RES output will go low and the on-chip timer will stop. When V_{IN} rises again above V_{SH} , the timer will initiate a power-up sequence. The RES output may however be influenced independently of the voltage VIN by the timer action, see section "Combined Voltage and Timer Action". Monitoring the rough DC side of the regulator as shown in Fig. 12 is the only way to have advanced warning at power-down. Spikes on VIN should be filtered if they are likely to drop below V_{SL}.


The combination of V_{IN} and V_{DD} monitoring provide high system security: if V_{IN} rises much faster than V_{DD} , then the device starts the power-on sequence only when V_{DD} reached V_{ON} (Fig. 3). Short circuits on the regulated supply voltage can be detected.

Voltage Thresholds on VIN


The H 6006 is available with 3 different sets of thresholds:

Version A1, B1: with internal voltage divider, resulting in


thresholds for direct monitoring of the unregulated voltage without external components.



Version A2, B2: for monitoring of all unregulated voltage, where custom programming is required. Fix resistor values can be used for programming.



Version A3, B3: for monitoring of regulated voltage, where no unregulated voltage is available (the tolerance is \pm 10%, see Tabel 4. For tighter tolerances, trimming can be used, see Fig. 10).





Monitoring of the unregulated voltage require versions A1, B1, A2 and B2. The versions are based on the principle that V_{DD} rises with V_{IN} on power-up and V_{DD} holtes up for a certain time after V_{IN} starts dropping on powerdown. The version A1 and B1 have a $100 \mathrm{k}\Omega$ nominal resistance from V_{IN} to V_{SS} (internal voltage divider). The versions A2, B2, A3 and B3 have high impedance V_{IN} inputs (see Fig. 7 and Table 4) for external threshold voltage programming by a voltage divider on pin V_{IN} . The levels obtained are proportional to the internal levels V_{SH} , V_{SL} and V_{RL} on the chip itself (see Electrical Specifications).

Timer Programming

With pin RC unconnected, the on-chip RC oscillator together with its divider chain give a timeout T_{TO} of typically 10ms. For programming a different T_{TO} , an approximation for calculating component values is given by the formula:

$$T_{TO} = \left[0.75 + \frac{(32 + C_1) \cdot 1.6}{5.5 + \frac{V_{DD} - 0.8}{R_1}} \right] \cdot 1.024$$

$$\begin{split} R_{1\,\text{min.}} &= 10~\text{k}\Omega,\, C_{1\,\text{max.}} = 1~\mu\text{F}\\ \text{If}~R_1~\text{is in}~M\Omega~\text{and}~C_1~\text{in pF,}~T_{\text{T0}}~\text{will be in ms.} \end{split}$$

Thus, a resistor decreases and a capcitor increases the interval to timeout. By using both external components, excellent temperature stability of T_{TO} can be achieved. With \overline{TCL} tied to either V_{DD} or V_{SS} , a precise square wave of period 2 x T_{TO} is generated at the output \overline{TO} . The oscillator and watchdog timer run so long as the chip is powered with at least the minimum positive supply voltage specified (V_{ON}) , and so long as V_{IN} remains above the

level V_{RL} after a power-up sequence. If the timer function is not required, input TCL should be tied to output TO to give a simple voltage monitor (see Fig. 14).

Timer Clearing and RES Action


A negative edge or a negative pulse at the \overline{TCL} input longer than 150ns will reset the timer and set \overline{TO} high. If a further \overline{TCL} signal edge or pulse is applied before T_{TO} timeout, \overline{TO} will stay high and the timer will again be reset to zero (see Fig. 5). If no \overline{TCL} signal is applied before the T_{TO} timeout, \overline{TO} will start to generate a square wave of period 2 x T_{TO} starting with a low state. If no \overline{TCL} signal is applied during the first low state of \overline{TO} , then the \overline{RES} output will go low and stay low until the next \overline{TCL} signal, or until a fresh power-up sequence.

Combined Voltage and Timer Action

The combination of voltage and timer action is illustrated by the sequence of events shown in Fig. 6. One timeout period after VIN reached VSH, during power-up, RES goes inactive high. No TCL pulse will have any effect until this power-on reset delay is completed. After completing the power-up sequence the watchdog timer starts acting. If no TCL pulse occurs, the timeout warning TO goes active low after one timeout period T_{TO}. After each subsequent timeout period without a timer clear pulse TCL, TO changes its polarity providing a square wave signal. RES activates at the end of the first low state of the TO signal. A TCL pulse clears the watchdog timer and resets the TO and RES output inactive high again. A voltage drop below the V_{RL} level overrides the timer and immediately forces RES and SAVE active low and disables TO. Any further TCL pulse has no effect until the next power-up sequence has completed.


Typical Applications

Microprocessor Watchdog with Power-On Reset and Voltage Monitor






Voltage Monitor with Spike Suppression




Watchdog and Power-On Reset




If only V_{DD} monitoring is used, (i.e. V_{IN} and V_{DD} common) then the version A3 or B3 with its constant thresholds are recommended. The power-on reset function is still available as the V_{DD} monitoring is active.

V_{DD} Monitoring and Power-On Reset




External Programming of RC Oscillator






Package and Ordering Information

Dimensions of DIP8 Package



Dimensions of SO8 Package



Ordering Information

Industrial temperature range (-40 to +85°C)

Type¹⁾ Package
H 6006 nn 8P DIP8
H 6006 nn 8S SO8

Extended temperature range (-40 to +125°C)

Type¹⁾ Package H 6006 nnX 8P DIP8* H 6006 nnX 8S SO8*

1) nn stands for the versions A1*, B1, A2, B2, A3, B3

* and chip form, on request

The H 6006 standard versions are as shown in the electrical specifications:

H 6006 n1 H 6006 n2 H 6006 n3

The device has the option of open-drain or push-pull outputs:

H 6006 An open-drain outputs H 6006 Bn push-pull outputs

When ordering please specify complete part number.



Self Recovering Watchdog

Features

- Self recovering watchdog function: reset goes active after the 1st timeout period, reset goes inactive again after the 2nd timeout period, repeated active reset signal until the system recovers
- Standard timeout period and power-on reset time (100ms), externally programmable if required
- Unregulated DC monitoring (V_{IN}) with 3 standard or programmable trigger voltages for: power-on reset initialization, advanced power-fail warning (SAVE), reset at power-down (RES)
- Regulated DC monitoring (V_{DD}): power-on reset initialization enabled only if V_{DD} > = 3.5V
- Internal voltage reference
- Works down to 1.6V supply voltage
- Push-pull or open-drain outputs
- Low current consumption
- Available for normal and extended temperature ranges
- DIP8 and SO8 package


Description

The H 6060 is a monolithic low-power CMOS device combining a programmable timer and a series of voltage comparators on the same chip. The device is specially suited for watchdog functions such as microprocessor and supply voltage monitoring. If the μP system malfunctions, the watchdog will recover it by issuing repeated active reset signals. The voltage monitoring part provides double security by combining both the unregulated voltage (V_{IN}) and the regulated voltage (V_{DD}) monitoring simultaneously. The H 6060 initializes the power-on reset after V_{IN} reaches V_{SH} (see table 4) and V_{DD} rises above 3.5V. If V_{IN} drops below V_{SL} (see table 4), the H 6060 gives an advanced warning signal for register saving and if the voltage drops further below V_{RL} (see table 4), RES and RES go active. The H 6060 functions at any supply voltage down to 1.6V and is therefore particularly suited for start-up and shut-down control of microprocessor systems.


Applications

- Microprocessor and microcontroller systems
- Point of sales equipment
- Telecom products
- Automotive subsystems

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Voltage V _{DD} to V _{SS}	V_{DD}	-0.3 to +8V
Voltage at any pin to V _{SS}	V _{MIN}	-0.3
Voltage at any pin to V _{DD} (except V _{IN})	V _{MAX}	+0.3
Voltage at V _{IN} to V _{SS}	VINMAX	+15V
Current at any output	I _{MAX}	±10mA
Storage temperature	T _{STO}	−65+150°C

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component.

Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature					
Industrial	TAL	-40		+85	°C
Extended	T _{AX}	-40		+125	°C
Supply voltage	V_{DD}	1.6		5.5	٧
Comparator input voltage					
Version 13, 14, 15, 16	V _{IN}	0		V_{DD}	V
Version 11, 12	V _{IN}	0	[12	V
RC-oscillator programm-					
ing (see Fig. 15)			1		
External capacitance*	C1		1	1	μF
External resistance	R1	10			kΩ

* Leakage $< 1\mu A$

Table 2

Electrical Characteristics

 $V_{DD} = 5.0 \text{ V}$, $T_A = -40 \text{ to } +85^{\circ}\text{C}$ (-40 to +125°C for extended temperature range version), unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
V _{DD} activation threshold	V _{ON}	T _A = 25°C	3		3.5	V
V _{DD} deactivation threshold	V _{OFF}	T _A = 25°C		V _{ON} -0.3		V
Supply current	I _{DD}	RC open, TCL at V _{DD} or V _{SS}		80	140	μΑ
Input V _{IN} , TCL						
Leakage current	I _{IP}	$V_{SS} < = V_{IP} < = V_{DD};$				
_		T _A = 85°C		0.005	1	μΑ
Input current on pin V _{IN}	I _{IN}	Versions 11, 12; V _{IN} = 10V		100	180	μΑ
TCL input low level	V _{IL}	į	-		0.8	V
TCL input high level	V _{IH}		2.4			V
SAVE, RES, RES outputs						
Leakage current	I _{OLK}	Versions 11, 13, 15;				ĺ
		$V_{OUT} = V_{DD}$		0.05	1	μΑ
Drive currents (all versions)	IOL	$V_{OI} = 0.4V$	3.2	8		mA
,	loL	$V_{DD} = 3.5V; V_{DL} = 0.4V$	2			mA
	I _{OL}	$V_{DD} = 1.6V; V_{OL} = 0.4V$	80			μΑ
Drive currents	I _{OH}	$V_{OH} = 4.0 V$	3.2	8		mA
(versions 12, 14, 16)1)	I _{OH}	$V_{DD} = 3.5V; V_{OH} = 2.8V$	2			mA
, , ,	I _{OH}	$V_{DD} = 1.6V; V_{OH} = 1.2V$	80			μΑ

¹⁾ Versions: 11, 13, 15 = open drain outputs; 12, 14, 16 = push-pull outputs

Table 3

V_{IN} Surveillance

Voltage thresholds at T_A = 25°C

Version 1)	Comparator	Input Resistance	TI	resho	lds	Threshold	Ratio
	Reference	on V _{IN} (R _{VIN})	V _{SH}	V_{SL}	V _{RL}	Tolerance	3) Tolerance
11, 12	V _{DD}	100kΩ	9.00	8.00	7.002)	± 5%	± 2%
13, 14	V _{DD}	\sim 100M Ω	2.25	2.00	$1.75^{2)}$	± 5%	± 2%
15, 16	Band-gap reference	\sim 100M Ω	2.00	1.95	1.90	±10%	± 2%

¹⁾ Versions: 11, 13, 15 = open drain outputs; 12, 14, 16 = push-pull outputs

 $^{2)}$ at $V_{DD} = 5V$

³⁾ Threshold ratio tolerance is defined as the tolerance of V_{SH}/V_{SL} and V_{SL}/V_{RL}



Timing Characteristics


 $V_{DD} = 5.0 \text{ V}, T_A = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$ (-40 to $+125 ^{\circ}\text{C}$ for extended temperature range version), unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays						
TCL to output pins	T _{DIDO}	1		250	500	ns
V _{IN} to output pins	TAIDO	Excluding debounce time T _{DB}		4	10	μS
Logic transition times on	1					
all output pins	T _{TB}	Load 10kΩ, 100pF		30	100	ns
Timeout period	T _{TO}	RC open, unshielded, T _A = 25°C	60	100	160	ms
•	T _{TO}	RC open, unshielded (not tested)	45		200	ms
T _{TCL} input pulse width	T _{TCL}		150			ns
Power-on reset debounce	T _{DB}			T _{TO} /64		ms
V _{IN} low pulse	T _{VINL}	Where debounce time T _{DB}				
		is guaranteed	10			μs


Table 5

Timing Waveforms

Voltage reaction: V_{DD} Monitoring




Voltage Reaction: V_{IN} Monitoring







Timer Reaction



Combined Voltage and Timer Reaction



Block Diagram





Pin Description

Pin	Name	Function
1.	VIN	Voltage sense input
2	TCL.	Timer clear input signal
3	RC	RC oscillator tuning input
4	V_{SS}	GND terminal
5	RES	Active low reset output
6	SAVE	Save output
7	RES	Active high reset output
8	V_{DD}	Positive supply voltage terminal

Table 6

Functional Description

Supply Lines

The circuit is powered through the V_{DD} and V_{SS} pins. It monitors both its own V_{DD} supply and a voltage applied to the V_{IN} input.

V_{DD} Monitoring

During power-up the V_{IN} monitoring is disabled and RES, RES and SAVE stay active low as long as V_{DD} is below V_{ON} (3.5V). As soon as V_{DD} reaches the V_{ON} level, the state of the outputs depend on the watchdog timer and the voltage at V_{IN} relative to the thresholds (see Fig. 4). If the supply voltage V_{DD} falls back below V_{OFF} (V_{ON} - 0.3V) the watchdog timer and the V_{IN} monitoring are disabled and the outputs RES, RES and SAVE become active. The V_{DD} line should be free of voltage spikes.

VIN Monitoring


The analog voltage comparators compare the voltage applied to VIN (typically connected to the input of the voltage regulator) with the stabilized supply voltage V_{DD} (versions 11, 12, 13, 14) or with the bandgap voltage (versions 15, 16) (see Fig. 7). At power-up, when V_{DD} reached VON and VIN reaches the VSH level, the SAVE output goes inactive, and the timer starts running, setting RES and RES inactive after the time T_{TO} (see Fig. 4). If VIN falls below VSL, the SAVE output goes active and stays activeuntil VIN rises again above VSH. If VIN falls below the voltage V_{RL}, RES and RES will become active and the on-chip timer will stop. When VIN rises again above V_{SH}, the timer will initiate a power-up sequence. The RES and RES outputs may however be influenced independently of the voltage V_{IN} by the timer action, see section "Combined Voltage and Timer Action". Monitoring the rough DC side of the regulator, as shown in Fig. 12, is the only way to have advanced warning of powerdown. Spikes on VIN should be filtered if they are likely to exceed the value (V_{SL} - V_{RL}).

The combination of V_{IN} and V_{DD} monitoring provide high system security: if V_{IN} rises much faster than V_{DD} , then the device starts the power-on sequence only when V_{DD} reached V_{ON} (Fig. 11). Short circuits on the regulated supply voltage can be detected.


Voltage Thresholds on VIN

The \dot{H} 6060 is available with 3 different sets of thresholds:


Version 11, 12: have an internal voltage divider for direct monitoring of the unregulated voltage without external components.



Version 13, 14: monitor the unregulated voltage and are ideal for programming of the V_{IN} voltage thresholds. Fixed resistor values can be used for programming.



Version 15, 16: monitor the regulated voltage. They are suited to applications where the unregulated voltage is not available. (The tolerance is \pm 10%, see table 4. For tighter tolerances, trimming can be used, see fig. 10).





Monitoring of the unregulated voltage requires versions 11, 12, 13 and 14. These versions are based on the principle that $V_{\rm DD}$ rises with $V_{\rm IN}$ on power-up and $V_{\rm DD}$ holds up for a certain time after $V_{\rm IN}$ starts dropping on power-down. The versions 11 and 12 have a $100 {\rm k}\Omega$ nominal resistance from $V_{\rm IN}$ to $V_{\rm SS}$ (internal voltage divider). The versions 13, 14, 15 and 16 have high impedance $V_{\rm IN}$ inputs (see fig. 7 and table 4) for external threshold voltage programming by a voltage divider on pin $V_{\rm IN}$. The levels obtained are proportional to the internal levels $V_{\rm SH}$, $V_{\rm SL}$ and $V_{\rm RL}$ on the chip itself (see Electrical Specifications).

Timer Programming

With pin RC unconnected, the on-chip RC oscillator together with its divider chain give a timeout T_{TO} of typically 100ms. To program different T_{TO} , an approximation for calculating component values is given by the formula:

$$T_{TO} = \left[0.75 + \frac{(32 + C_1) \cdot 2}{5.5 + \frac{V_{DD} - 1}{R_1}} \right] \cdot 8.192$$

$$R_{1\,\text{min.}}=10~\text{k}\Omega,\,C_{1\,\text{max.}}=1~\mu\text{F}$$
 If R_1 is in $M\Omega$ and C_1 in pF, T_{T0} will be in ms.

A resistor decreases and a capacitor increases the interval to timeout. Excellent temperature stability of T_{TO} can be achieved by using external components. A precise square wave of period 2 x T_{TO} is generated at the outputs RES and RES when TCL is tied to either V_{DD} or V_{SS} . The oscillator and watchdog timer start running when both V_{IN} is greater than V_{SH} (see fig. 6) and V_{DD} is greater than V_{ON} (see fig. 3).

They will remain running while both V_{IN} is greater than V_{RL} and V_{DD} is greater than V_{OFF} (see fig. 3).

Timer Clearing and RES/RES Action


A negative edge or a negative pulse at the \overline{TCL} input for longer than 150ns will reset the timer and set \overline{RES} and RES inactive. If a further \overline{TCL} signal edge or pulse is applied before T_{TO} timeout, \overline{RES} and RES will remain inactive and the timer will again be reset to zero (see fig. 5). If no \overline{TCL} signal is applied before the T_{TO} timeout, \overline{RES} and RES will start to generate square waves of period 2 x T_{TO} starting with the inactive state. The watchdog will remain in this state until the next \overline{TCL} signal appears, or until a fresh power-up sequence.

Combined Voltage and Timer Action

The combination of voltage and timer actions is illustrated by the sequence of events shown in fig. 6. One time-out period after $V_{\rm IN}$ reaches $V_{\rm SH}$ during power-up, RES and RES go inactive. A TCL pulse will have no effect until this power-on reset delay is completed. After completing the power-up sequence the watchdog timer starts acting. If no TCL pulse occurs, RES and RES go active after one timeout period $T_{\rm TC}$. After each subsequent timeout period, without a timer clear pulse at TCL, RES and RES change polarity providing square wave signals. A TCL pulse clears the watchdog timer and causes RES and RES to go inactive. A voltage drop below the $V_{\rm RL}$ level overrides the timer and immediately forces RES RES and SAVE active. Any further TCL pulse has no effect until the next power-up sequence is completed.


Typical Applications

Microprocessor Watchdog with Power-On Reset and Voltage Monitor







Voltage Monitor with Spike Suppression



Watchdog and Power-On Reset




External Programming of RC Oscillator






Package and Ordering Information

Dimensions of DIP8 Package



Dimensions of SO8 Package



Ordering Information

Industrial temperature range (-40 to +85°C)

Extended temperature range ($-40 \text{ to } +125^{\circ}\text{C}$)

The H 6060 standard versions are as shown in the electrical specifications:

	open-drain outputs	push-pull outputs
H 6060	11	12
H 6060	13	14
H 6060	15	16

When ordering please specify complete part number.

¹⁾ nn stands for the versions 11*, 12*, 13*, 14, 15, 16

^{*} and chip form, on request



3 V Self Recovering Watchdog

Features

- Watchdog fully operational from 2.7 to 5.25 V
- Regulated DC voltage monitor, internal voltage reference
- Self recovering watchdog function: reset goes active after 1st timeout period, reset goes inactive again after the 2nd timeout period, repeated active reset signal until the system recovers
- Standard timeout period and power-on reset time (100 ms), externally programmable from 3 ms to 3 mins if required
- Works down to 1.6 V supply voltage
- Low voltage alarm prior to reset on power-down
- Reset outputs of both polarities
- Open drain outputs
- Small footprint SO8 and DIP8 packages


Description

The H 6061 is a combined initialiser, watchdog and voltage monitor. The circuit is a low voltage low power monolithic CMOS device combining a series of voltage comparators and a programmable timer on the same chip. The device is specially suited to telecommunications applications where 3V working is expected, for functions such as supply voltage and microprocessor monitoring. The reset outputs are self recovering after a watchdog timeout, enabling the circuit to work with standalone systems without any external push-switch or control signal to restart after a watchdog timeout. The circuit provides a reset signal of both polarities. The state of the outputs is defined down to 1.6 V. An internal debouncer ensures power-up performance for fast-rise supply ines.


Applications

- Microprocessor and microcontroller systems
- Point of sales equipment
- Telecom products
- Automotive subsystems
- Microcontroller 68HC05 applications

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Voltage V _{DD} to V _{SS} Voltage at any pin to V _{SS} Voltage at any pin to V _{DD} Voltage at V _{IN} to V _{SS} Current at any output Storage temperature Electrostatic discharge max. to MIL-STD-833C method 3015	V _{DD} V _{MIN} V _{MAX} V _{INMAX} I _{MAX} T _{STO} V _{Smax}	-0.3 to +5.6V -0.3 +0.3 +12V ±10mA -65 to +150°C 1000V

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, it is advised that normal precautions be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unuwed inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature Industrial	TA	-40		+85	°C
Supply voltage	V _{DD}	2.7		5.25	V
Monitored input voltage	V _{IN}	0		12	V
RC-oscillator program- ming (see Fig. 15)					
External capacitance* External resistance	C1 R1	10		1	μ F $k\Omega$

^{*} Leakage < 1μA

Table 2

Electrical Characteristics

 $V_{DD}=5V,\,T_{A}=-40^{\circ}C$ to $+85^{\circ}C,$ unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
V _{DD} activation threshold	V _{ON}	T _A = 25°C	2.3		2.7	٧
V _{DD} deactivation threshold	V _{OFF}	$T_A = 25^{\circ}C$		V _{ON} -0.3		V
Supply current	I _{DD}	RC open, TCL at V _{DD} or V _{SS}		80	140	μΑ
Input V _{IN} , TCL						
Leakage current	l _P	$\begin{vmatrix} V_{SS} < V_{IP} < V_{DD}; \\ T_{\Delta} = 80^{\circ}C \end{vmatrix}$				
		$T_A = 80^{\circ}C$	l	0.005	1	μΑ
TCL input low level	V _{IL}				0.8	V
TCL input high level	V _{IH}	·	2.4			V .
Leakage on pins SAVE,						
RES, RES	I _{OLK}	$V_{OUT} = V_{DD}$		0.050	1	μΑ
O/P drive logic low	I _{OL}	$V_{OL} = 0.4V$	4	8		mA
	I _{OL}	$V_{DD} = 3.5 \text{ V}; V_{OL} = 0.4 \text{ V}$	2	ĺ		mA
	l _{OL}	$V_{DD} = 1.6 \text{ V}; V_{OL} = 0.4 \text{ V}$	80			μΑ

Table 3

V_{IN} Surveillance

Voltage thresholds at $T_A = 25^{\circ}C$

Version No.	Thresholds V _{SH} V _{SL} V _{RL}		·V	at V _{DD}	Threshold Voltage Tolerance	Threshold Ratio*	Pin V _{IN} Input
25	1.54	1.50	1.46	2.7 - 5.0V	±10%	±2%	~100MΩ

^{*} Threshold ratio defined as V_{SH} / V_{SL} or V_{SL} / V_{RL}

Table 4



Timing Characteristics


 $V_{DD} = 5.0 \ V, T_{A} = -40 ^{\circ} C \ to \ +85 ^{\circ} C \ (-40 \ to \ +125 ^{\circ} C \ for \ extended \ temperature \ range \ version), unless \ otherwise \ specified$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays TCL to output pins V _{IN} to output pins	T _{DIDO}	Excluding debounce time T _{DB}		250 4	500 10	ns μs
Logic transition times on all output pins	T _{TR}	Load 10kΩ, 100pF		30	100	ns
Timeout period	T _{TO}	RC open, unshielded, T _A = 25°C	60	100	160	ms
T _{TCL} input pulse width	T _{TCL}		150			ns
Power-on reset debounce	T _{DB}			T _{TO} /64		ms
Fastest pulse V _{IN} with debounce	T _{VINL}	-40° to +85°C	10			μS


Timing Waveforms

Table 5

Voltage reaction: V_{DD} Monitoring




Voltage Reaction: VIN Monitoring







Timer Reaction



Combined Voltage and Timer Reaction



Block Diagram





Pin Description

Pin	Name	Function
1	V _{IN}	Voltage monitoring input
2	TCL	Timer clear input signal
3	RC	RC oscillator tuning input
4	V_{SS}	GND terminal
5	RES	Reset output, open drain
6	SAVE	Save output, open drain
. 7	RES	Positive reset output, open drain
8	V _{DD}	Positive supply voltage

Table 6

Functional Description

Thresholds and outputs

The H 6061 has open-drain outputs and voltage thresholds on pin $V_{\rm IN}$ of typically 1.5V.


Internal voltage comparators

The voltage comparators detect the voltage applied to pin V_{IN} and compare it with thresholds V_{SH}, V_{SL} and V_{BL}. The H 6061 is designed for monitoring regulated DC voltages and has bandgap thresholds independent of V_{DD}. The reaction of the H 6061 to voltage changes on pin V_{IN} is given in Fig. 4. During powering-up, the outputs are active. After V_{IN} reaches the V_{SH} level, pin \overline{SAVE} deactivates after a short debounce time T_{DB} to allow for fast ramp-ups. The initialisation time T_{TO} then passes before the two reset outputs go inactive. Thereafter, when the voltage on pin V_{IN} falls below the V_{SL} level, pin SAVE goes active low as a first warning. If VIN then drops below the V_{RL} level, the reset signals go active and are guaranteed down to 1.6 V. The reset outputs react also to timeouts (see "Timer clearing"). Note that when the supply voltage V_{DD} is below the level V_{OFF} (about 2.2V), all outputs are in the active state for any allowed voltage of V_{IN}.

Voltage programming

The H 6061 was designed to give the best compromise in normal usage (see Table 3). Its voltage threshold can be programmed by an external resistor divider or a potentiometer to react at proportionally higher voltage levels (see Fig. 8 below).

Voltage Programming



Timer programming

A single timeout period T_{TO} is used for the initialisation reset duration and the watchdog timeout. With pin RC unconnected, the on-chip RC oscillator and divider chain give a timeout period T_{TO} of typically 100ms. A resistor to V_{DD} will shorten this time, and a capacitor to V_{SS} will lengthen it (see Fig. 11). An approximation for calculating trial values is given in milliseconds by the formula:

$$T_{TO} = \left[0.75 + \frac{(32 + C_1) \cdot 1.6}{4.8 + \frac{V_{DD} - 0.8}{R_1}} \right] \cdot 8.192$$

$$\begin{split} R_{1\,\text{min.}} &= 10\,\text{k}\Omega, C_{1\,\text{max.}} = 1~\mu\text{F} \\ \text{If } R_1 \text{ is in } M\Omega \text{ and } C_1 \text{ in pF, T}_{\text{T0}} \text{ will be in ms.} \end{split}$$

Choice of component values must be determined in practice. To have a square wave of period $2T_{TO}$, simply connect pin \overline{TCL} to V_{DD} or V_{SS} and take the signal output from a reset pin.

Timer clearing

A negative edge or pulse at the \overline{TCL} input longer than 150ns will clear the timer and deactivate the reset outputs under normal running conditions (see Fig. 3). \overline{TCL} will however have no effect either when $V_{DD} < V_{OFF}$ or during the initialisation period before the deactivation of the reset pins.


Combined voltage and timer action

In Fig. 6 is a typical sequence of power-up, watchdog run, and power-down. During initialisation the SAVE pin deactivates one debounce delay time T_{DB} after V_{IN} rises above V_{SH} , or when the power line V_{DD} rises above V_{ON} , whichever happens last. The reset pins only deactivate one timeout period T_{TO} afterwards to free the watchdog timer and end the initialisation. Note that either V_{IN} falling below V_{RL} threshold or V_{DD} below V_{ON} will cause an initialisation upon recovery. Following initialisation, the watchdog timer will time out after time T_{TO} unless at least one TCL pulse clears it. On timeout the reset pins reactivate for a further T_{TO} period before deactivating again for another try. A TCL pulse will deactivate any timeout reset, and another TCL pulse must follow within a time T_{TO} to keep reset inactive. If no \overline{TCL} pulses come at all, the reset pins go square-wave. Power-down overrides all this however. A falling voltage on VIN gives a warning $\overline{SAVE} = 0$ signal at $V_{IN} = V_{SL}$ before activating the reset pins as soon as V_{IN} drops below V_{RL} . The H 6061 has fixed thresholds and low hysteresis for monitoring regulated DC lines. Additional protection is provided in case V_{DD} supply falls over about 10% below V_{ON} which thereupon activates all outputs at once.



Typical Applications

Microprocessor Watchdog with Voltage Monitor



Selection of Watchdogs for Each Application

The H 6061 is designed for monitoring regulated DC voltages anywhere between 2.7 and 5.25V. Typically, it is used to monitor $V_{\rm DD}$ with pin $V_{\rm IN}$ tied to the midpoint of a voltage divider (see Fig. 8). This arrangement has the advantage of being able to trigger at selectable voltage limits, i.e. it can be used where the regulated voltage is below 5VDC.

Industrial Heavy-Duty utilisation

The H 6061 debounce protects against reactions due to fast-rise power lines, but absolute maximum ratings must be respected. With its flexibility of voltage programing and supply voltage the H 6061 can allow for voltage drops along supply lines, so it can be placed remotely, like on plug-in boards (see Fig. 9). The H 6061 is suitable for supply voltages down to 2.7VDC. As the H 6061 is designed to be sensitive to voltage changes, fast switch ing lines, like address/data bus lines should not be run between the $\rm V_{DD}$ and $\rm V_{SS}$ supply lines near the H 6061 without ground-plane shielding. Tracks from components to pin RC must be kept very short. Pin RC if left free should be shielded with a ground ring in noisy environments.


The H 6061 has only 40mV hysteresis specially for monitoring regulated DC. Pin $V_{\rm IN}$ must be protected from any significant mains ripple or RFI (see Fig. 10). It should be placed as near as possible to the point where voltage is

to be monitored. Pin V_{IN} is protected by an internal resistor (nominal 15kΩ) against voltages in excess of V_{DD} . In some environments this may however pick up enough mains ripple or RFI to distort the voltage detection thresholds or even cause unwanted sporadic resets in the absence of adequate shielding or filtering on V_{IN} .


The H 6061 has sufficient immunity to ripple and interference on the V_{DD} supply line, but if it is important that a system meet severe criteria for injected spikes and RFI, then care must be taken to also decouple V_{DD} from these influences, as system protection must continue even under these conditions. With normal series voltage regulators, the regulated 5VDC output voltage follows the DC rough voltage within 1.5V on powering up. If the application has pin V_{IN} monitoring the DC rough, the internal inputs to the on-chip comparators will not rise above VDD if the H 6061 is correctly programmed. With switchedmode power supplies however, the DC-rough voltage on power-up rises almost to its working level before the 5VDC line starts to ramp up. The H 6061 has been specially designed to work under these extreme conditions but care must be taken not to exceed absolute maximum ratings. In addition to the voltage monitoring on pin V_{IN}, a final protection is given by the H 6061 monitoring its own V_{DD} supply. If a system malfunction causes V_{DD} to fall below V_{OFF} even though pin V_{IN} stays high, then all outputs go active at once.



Combined Supply Monitor, Initialiser and Watchdog




External Programming of RC Oscillator






Package and Ordering Information

Dimensions of DIP8 Package



Dimensions of SO8 Package



Ordering Information

Industrial temperature range (-40 to +85°C)

Type	Package
H 6061 25 8P	DIP8
H 6061 25 8S	SO8

Extended temperature range (-40 to +125°C)

ı ype	Package
H 6061 25X 8P	DIP8*
H 6061 25X 8S	SO8*
-1-1 (

^{*} and chip form, on request



Watchdog

Features

- Standby mode, maximum current 35 µA
- Reset output guaranteed for V_{DD} voltage down to 1.2 V
- Comparator for voltage monitoring, reset threshold 1.17 V
- ± 1.5% threshold tolerance at 25°C ± 3% threshold tolerance for −40 to +70°C
- Programmable reset voltage monitoring
- Programmable power-on reset (POR) delay
- Watchdog with programmable time window guarantees a minimum time and a maximum time between software clearing of the watchdog
- Time base accuracy ± 10%
- System enable (EN) output offers added security
- TTL / CMOS compatible
- -40 to +70°C temperature range
- DIP8 and SO8 packages


Description

The V 6130 offers a high level of integration by voltage monitoring and software monitoring in an 8 lead package. A comparator monitors the voltage applied at the V_{IN} input comparing it with an internal 1.17 V reference. The power-on reset function is initialized after V_{IN} reaches 1.17 V and takes the reset output inactive after TPOR depending of external resistance. The reset output goes active low when the VIN voltage is less than 1.17 V. The RES and EN outputs are guaranteed to be in a correct state for a supply voltage as low as 1.2 V. The watchdog function monitors software cycle time and execution. If the software clears the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution), it will cause the system to be reset. The system enable output prevents critical control functions being activated until software has successfully cleared the watchdog three times. Such a security could be used to prevent motor controls being energized on repeated resets of a faulty system.


Applications

- Industrial electronics
- Cellular telephones
- Security systems
- Battery powered products

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Maximum voltage at V _{DD}	V_{DDmax}	V _{SS} +7 V
Minimum voltage at V _{DD}	V_{DDmin}	V _{SS} −0.3 V
Max. voltage at any signal pin	V _{MAX}	$V_{DD} + 0.3 V$
Min. voltage at any signal pin	V _{MIN}	V _{SS} −0.3 V
Storage temperature	T _{STO}	−65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V_{Smax}	1000 V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component.

Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	TA	-40		+70	°C
Supply voltage1)	V _{DD}	3		5.5	٧
RES & EN guaranteed2)	V _{DD}	1.2			V
Comparator input voltage RC-oscillator	V _{IN}	0		V _{DD}	v
programming	R	10		1000	kΩ

Table 2

- $^{1)}$ A 100 nF decoupling capacitor is required on the supply voltage $V_{\rm DD}$ for stability.
- PES must be pulled up externally to V_{DD} event if it is unused. (Note: RES and EN are used as inputs by EM test.)

Electrical Characteristics

 $3.0 \le V_{DD} \le 5.5 \text{ V}$, C = 100 nF, $T_A = -40 \text{ to } +70 ^{\circ}\text{C}$, unless otherwise specified


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Supply current in standby mode	I _{SS}	$R_{EXT} = don't care, TCL = V_{DD},$ $V_{IN} = 0 V$		22	35	μА	
Supply current	I _{SS}	$R_{EXT} = 100 \text{ k}\Omega$, I/Ps at V_{DD} , O/Ps 1 M Ω to V_{DD}		55	100	μΑ	
RES and EN							l
Output Low Voltage	V _{OL}	$V_{DD} = 4.5 \text{ V}, I_{OI} = 20 \text{ mA}$		0.4		V	
,	V _{OL}	$V_{DD} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$		0.2	0.4	V	l
	V_{OL}	$V_{DD} = 2.0 \text{ V}, I_{OL} = 4 \text{ mA}$		0.2	0.4	V	l
	V _{OL}	$V_{DD} = 1.2 \text{ V}, I_{OL} = 0.5 \text{ mA}$		0.06	0.2	V	1
EN							
Output High Voltage	V _{OH}	$V_{DD} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$	3.5	4.1		V	١
	V _{OH}	$V_{DD} = 2.0 \text{ V}, I_{OH} = -100 \mu\text{A}$	1.8	1.9		V	l
	V _{OH}	$V_{DD} = 1.2 V, I_{OH} = -30 \mu A$	1.0	1.1		V	l
TCL and V _{IN}							l
TCL Input Low Level	V _{IL}		V _{SS}		0.8	٧	ı
TCL Input High Level	V _{IH}		2.0		V _{DD}	V	1
Leakage current TCL input	lu .	$V_{SS} \leq V_{TCL} \leq V_{DD}$		0.05	1	μΑ	l
V _{IN} input resistance	R _{VIN}			100		$M\Omega$	١
Comparator reference ¹⁾	V _{BEE}	$T_A = 25^{\circ}C$	1.148	1.170	1.200	٧	l
•	V _{REF}	$T_A = -20 \text{ to } +70^{\circ}\text{C}$	1.123		1.218	٧	١
	V_{REF}		1.123		1.222	٧	
Comparator hysteresis ¹⁾	V _{HY}			2		mV	

Table 3

¹⁾ The comparator reference is the power-down reset threshold. The power-on reset threshold equals the comparator reference voltage plus the comparator hysteresis (see Fig. 5).



$\rm I_{SS}$ Standby versus Temperature at $\rm V_{DD}=5.5~V$



Timing Characteristics


 $V_{DD} = 5.0 \text{ V} \pm 3\%$, C = 100 nF, $T_A = -40 \text{ to } +70^{\circ}\text{C}$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays:						
TCL to Output Pins	T _{DIDO}			250	500	ns
V _{IN} sensitivity	T _{SEN}		1	5	20	μs
Logic Transition Times on all Output Pins	T _{TR}	Load 10 kΩ, 50 pF		30	100	ns
Power-on Reset delay	T _{POB}	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Watchdog Time	Twp	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Open Window Percentage	OWP			±0.2 Two		
Closed Window Time	T _{CW}			0.8 T _{WD}		
	T _{CW}	$R_{EXT} = 115 k\Omega, \pm 1\%$	72	80	88	ms
Open Window Time	Tow			0.4 T _{WD}		
	Tow	$R_{EXT} = 115 k\Omega, \pm 1\%$	36	40	44	ms
Watchdog Reset Pulse	T _{WDR}			T _{WD} /40		į
	T _{WDR}	$R_{EXT} = 115 k\Omega, \pm 1\%$		2.5		ms
T _{CL} Input Pulse Width	T _{TCL}		150			ns

Table 4


Timing Waveforms

Watchdog Timeout Period







Voltage Monitoring



Timer Reaction




Combined Voltage and Timer Reaction





Block Diagram



Pin Description

Pin	Name	Function
1	ĒN	Push-pull active low enable output
2	RES	Open drain active low reset output.
		RES must be pulled up to V _{DD} even
		if unused
3	TCL	Watchdog timer clear input signal
4	V_{SS}	GND terminal
5	NC	No connection
6	V_{DD}	Voltage supply
7	R	R _{EXT} input for RC oscillator tuning
8	VIN	Voltage comparator input

Table 5

Functional Description

V_{IN} Monitoring

The power-on reset and the power-down reset are generated as a response to the external voltage level on the $V_{\rm IN}$ input. The external voltage level is typically obtained from a voltage divider as shown in Fig. 9. The user defines an external voltage divider to set the desired threshold level for power-on reset and power-down reset in his system. The internal comparator reference voltage is typically 1.17 V.

At power-up the reset output (RES) is held low (see Fig. 5). When V_{IN} becomes greater than V_{REF} , the RES output is held low for an additional power-on reset (POR) delay which is equal to the watchdog time T_{WD} (typically 100 ms with an external resistor of 115 k Ω connected at R pin). The POR delay prevents repeated toggling of RES even if V_{IN} and the INPUT voltage drops out and recovers. The

POR delay allows the microprocessor's crystal oscillator time to start and stabilize and ensures correct recognition of the reset signal to the microprocessor.

The \overline{RES} output goes active low generating the power-down reset whenever V_{IN} falls below V_{REF} . The sensitivity or reaction time of the internal comparator to the voltage level on V_{IN} is typically 5 μs .

Timer Programming

The on-chip oscillator needs an external resistor R_{EXT} connected between the R pin and V_{SS} (see Fig. 9). It allows the user to adjust the power-on reset (POR) delay, watchdog time T_{WD} and with this also the closed and open time windows as well as the watchdog reset pulse width ($T_{WD}/40$).

With $R_{EXT} = 115 \text{ k}\Omega$, the typical delays are:

Note the current consumption increases as the frequency increases.

Watchdog Timeout Period Description

The watchdog timeout period is divided into two parts, a "closed" window and an "open" window (see Fig. 4) and is defined by two parameters, T_{WD} and the Open Window Percentage (OWP).

The closed window starts just after the watchdog timer resets and is defined by $T_{CW} = T_{WD} - OWP (T_{WD})$.

The open window starts after the closed time window finishes and lasts till $T_{WD}+OWP$ (T_{WD}). The open window time is defined by $T_{CW}=2$ x OWP (T_{WD}^{S}).

For example if $T_{WD} = 100 \, \text{ms}$ (actual value) and OWP =



 $\pm~20\%$ this means the closed window lasts during first the 80 ms ($T_{\rm CW}=80$ ms =~100 ms -~0.2 (100 ms)) and the open window the next 40 ms ($T_{\rm OW}=2~x~0.2$ (100 ms) =~40 ms). The watchdog can be serviced between 80 ms and 120 ms after the timer reset. However as the time base is $\pm~10\%$ accurate, software must use the following formula for servicing signal \overline{TCL} during the open window: Typically $R_{\rm EXT}~x~0.87$ where $R_{\rm EXT}$ is in $k\Omega$ for $T_{\rm WD}$ in ms (the formula is valid for $R_{\rm EXT} \geq 70~k\Omega$). For example, if $R_{\rm EXT}=115~k\Omega$, then $T_{\rm WD}=100~ms \pm~10\%$ and the useful open window limits for software are 90 to 100 ms.

Timer Clearing and RES Action

The watchdog circuit monitors the activity of the processor. If the user's software does not send a pulse to the \overline{TCL} input within the programmed open window timeout period, a short watchdog \overline{RES} pulse is generated which is equal to $T_{WD}/40 = 2.5$ ms typically (see Fig. 6).

With the open window constraint, new security is added to conventional watchdogs by monitoring both software cycle time and execution. Should software clear the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution), it will cause the system to be reset. If the software is stuck in a loop which includes the routine to clear the watchdog, a conventional watchdog will not reset the system even though the software is malfunctioning; the V 6130 will generate a system reset because the watchdog is cleared too quickly.

If no \overline{TCL} signal is applied before the closed and open windows expire, \overline{RES} will start to generate square waves of period ($T_{CW} + T_{OW} + T_{WDR}$). The watchdog will remain in this state until the next \overline{TCL} falling edge appears during an open window, or until a fresh power-up sequence. The system enable output, \overline{EN} , can be used to prevent critical control functions being activated in the event of the system going into this failure mode (see section "Enable - \overline{EN} Output").

The \overline{RES} output must be pulled up to V_{DD} even if the output is not used by the system (see Fig. 9).

Combined Voltage and Timer Action


The combination of voltage and timer actions is illustrated by the sequence of events shown in Fig. 7. On powerup, when the voltage at VIN reaches VREF, the power-onreset, POR, delay is initialized and holds RES active for the time of the POR delay. A TCL pulse will have no effect until this power-on-reset delay is completed. After the POR delay has elapsed, RES goes inactive and the watchdog timer starts acting. If no TCL pulse occurs, RES goes active low for a short time TwoR after each closed and open window period. A TCL pulse coming during the open window clears the watchdog timer. When the TCL pulse occurs too early (during the closed window), RES goes active and a new timeout sequence starts. A voltage drop below the V_{BEE} level for longer than typically 5 μ s, overrides the timer and immediately forces RES active and EN inactive. Any further TCL pulse has no effect until the next power-up sequence has completed.

Enable - EN Output

The system enable output, \overline{EN} , is inactive always when \overline{RES} is active and remains inactive after a \overline{RES} pulse until the watchdog is serviced correctly 3 consecutive times (ie. the \overline{TCL} pulse must come in the open window). After three consecutive services of the watchdog with \overline{TCL} during the open window, the \overline{EN} goes active low. A malfunctioning system would be repeatedly reset by


A malfunctioning system would be repeatedly reset by the watchdog. In a conventional system critical motor controls could be energized each time reset goes inactive (time allowed for the system to restart) and in this way the electrical motors driven by the system could function out of control. The V 6130 prevents the above failure mode by using the $\overline{\rm EN}$ output to disable the motor controls until software has successfully cleared the watchdog three times (ie. the system has correctly restarted after a reset condition).

Typical Application







T_{WD} versus Temperature at 5 V




Two versus R at 5 V



 $\rm T_{WD}$ versus $\rm V_{DD}$ at $\rm T_A = +25^{\circ}C$




 T_{WD} versus R at $T_A = +25^{\circ} C$














T_{WD} versus V_{DD} at $T_A = +70^{\circ} C$




 T_{WD} versus R at $T_{A}=+70^{\circ}\text{C}$



 T_{WD} versus V_{DD} at $T_A=-40^{\circ}C$




 T_{WD} versus R at $T_A = -40^{\circ} C$






Package and Ordering Information

Dimensions of DIP8 Package



Dimensions of SO8 Package



Ordering Information

The V 6130 is available in the following packages:

Type Package V 6130 8P DIP8 V 6130 8S SO8

When ordering please specify complete part number.



Watchdog

Features

- Standby mode, maximum current 35 µA
- Reset output guaranteed for V_{DD} voltage down to 1.2 V
- Comparator for voltage monitoring, reset threshold 1.17 V
- ± 1.5% threshold tolerance at 25°C
 ± 3% threshold tolerance for -40 to +70°C
- Programmable reset voltage monitoring
- Programmable power-on reset (POR) delay
- Watchdog with programmable time window guarantees a minimum time and a maximum time between software clearing of the watchdog
- Time base accuracy ± 10%
- System enable (EN) output offers added security
- 3 chip select feed-thru circuit controlled by EN
- TTL / CMOS compatible
- -40 to +70°C temperature range
- DIP14 and SO14 packages


Description

The V 6133 offers a high level of integration by voltage monitoring and software monitoring in a 14 lead package. A comparator monitors the voltage applied at the V_{IN} input comparing it with an internal 1.17 V reference. The power-on reset function is initialized after V_{IN} reaches 1.17 V and takes the reset output inactive after TPOR depending of external resistance. The reset output goes active low when the V_{IN} voltage is less than 1.17 V. The RES and EN outputs are guaranteed to be in a correct state for a supply voltage as low as 1.2 V. The watchdog function monitors software cycle time and execution. If the software clears the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution), it will cause the system to be reset. The system enable output prevents critical control functions being activated until software has successfully cleared the watchdog three times. Such a security could be used to prevent motor controls being energized on repeated resets of a faulty system.


Applications

- Industrial electronics
- Cellular telephones
- Security systems
- Battery powered products

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Maximum voltage at V _{DD}	V_{DDmax}	V _{SS} +7 V
Minimum voltage at V _{DD}	V_{DDmin}	V _{SS} -0.3 V
Max. voltage at any signal pin	V _{MAX}	$V_{DD} + 0.3 V$
Min. voltage at any signal pin	V _{MIN}	V _{SS} -0.3 V
Storage temperature	T _{STO}	-65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V _{Smax}	1000 V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component.

Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	T _A	-40		+70	°C
Supply voltage1)	V _{DD}	3		5.5	V
RES & EN guaranteed2)	V_{DD}	1.2			V
Comparator input voltage	V _{IN}	0		V _{DD}	V
RC-oscillator programming	R	10		1000	kΩ

Table 2

- ¹⁾ A 100 nF decoupling capacitor is required on the supply voltage V_{DD} for stability.
- PES must be pulled up externally to V_{DD} event if it is unused. (Note: RES and EN are used as inputs by EM test.)

Electrical Characteristics

 $3.0 \le V_{DD} \le 5.5$ V, C = 100 nF, $T_A = -40$ to $+70^{\circ}$ C, unless otherwise specified


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Supply current in standby mode	I _{SS}	$R_{EXT} = don't care, TCL = V_{DD},$				
		$V_{IN} = 0 V$	į.	22	35	μΑ
Supply current	Iss	$R_{EXT} = 100 \text{ k}\Omega$, I/Ps at V_{DD}	ľ			
		O/Ps 1 MΩ to V _{DD}	1	55	100	μΑ
RES, EN and CS _{OUT1/2/3}						
Output Low Voltage	V _{OL}	$V_{DD} = 4.5 \text{ V}, I_{OL} = 20 \text{ mA}$	i	0.4		٧
,	V _{OL}	$V_{DD} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$	1	0.2	0.4	V
	V _{OL}	$V_{DD} = 2.0 \text{ V}, I_{OL} = 4 \text{ mA}$	1	0.2	0.4	V
	V _{OL}	$V_{DD} = 1.2 \text{ V}, I_{OL} = 0.5 \text{ mA}$		0.06	0.2	٧
EN and CS _{OUT1/2/3}						
Output High Voltage	V _{OH}	$V_{DD} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$	3.5	4.1		V
, ,	V _{OH}	$V_{DD} = 2.0 \text{ V}, I_{OH} = -100 \mu\text{A}$	1.8	1.9	1	V
	V _{OH}	$V_{DD} = 1.2 \text{ V}, I_{OH} = -30 \mu\text{A}$	1.0	1.1		V
TCL, V _{IN} and CS _{IN1/2/3}						
TCL and CS _{IN1/2/3} Input Low Level	V _{IL}		V _{SS}		0.8	V
TCL and CS _{IN1/2/3} Input High Level	V _{IH}		2.0		V _{DD}	V
Leakage current TCL input	l _{ti}	$V_{SS} \leq V_{TCL} \leq V_{DD}$	-	0.05	1	μΑ
V _{IN} input resistance	R _{VIN}			100		MΩ
Comparator reference ¹⁾	V _{REF}	T _A = 25°C	1.148	1.170	1.200	V
•	V _{REF}	$T_A = -20 \text{ to } +70^{\circ}\text{C}$	1.123	l	1.218	v
	V _{REF}		1.123		1.222	v
Comparator hysteresis ¹⁾	V _{HY}			2		mV

Table 3

¹⁾ The comparator reference is the power-down reset threshold. The power-on reset threshold equals the comparator reference voltage plus the comparator hysteresis (see Fig. 6).







Timing Characteristics


 $V_{DD}=5.0~V\pm3\%,\,C=100~nF,\,T_{A}=-40~to~+70^{\circ}C,$ unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays:						
TCL to Output Pins	T _{DIDO}			250	500	ns
CS _{INx} to CS _{OUTx} at rising edge	T _{CSH}			125	200	ns
CS _{INx} to CS _{OUTx} at falling edge	T _{CSL}			75	150	ns
V _{IN} sensitivity	T _{SEN}		1	5	20	μs
Logic Transition Times on all Output Pins	T _{TR}	Load 10 kΩ, 50 pF		30	100	ns
Power-on Reset delay	T _{POR}	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Watchdog Time	T _{wD}	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Open Window Percentage	OWP			±0.2 T _{WD}		ĺ
Closed Window Time	T _{CW}			0.8 T _{WD}		
	T _{CW}	$R_{EXT} = 115 \mathrm{k}\Omega, \pm 1\%$	72	80	88	ms
Open Window Time	Tow			0.4 T _{WD}		
	Tow	$R_{\text{EXT}} = 115 \text{k}\Omega, \pm 1\%$	36	40	44	ms
Watchdog Reset Pulse	T _{WDR}	1		T _{WD} /40		
	T _{WDR}	$R_{EXT} = 115 k\Omega, \pm 1\%$		2.5		ms
T _{CL} Input Pulse Width	T _{TCL}		150			ns

Table 4


Timing Waveforms

Watchdog Timeout Period







Chip Select



Voltage Monitoring




Timer Reaction






Combined Voltage and Timer Reaction



Block Diagram





Pin Description

Pin	Name	Function
1	CS _{OUT3}	Push-pull active low chip select output 3
2	CS _{OUT2}	Push-pull active low chip select output 2
3	CS _{OUT1}	Push-pull active low chip select output 1
4	EN	Push-pull active low enable output
5	RES	Open drain active low reset output.
		RES must be pulled up to V _{DD} even
		if unused
6	TCL	Watchdog timer clear input signal
7	V_{SS}	GND terminal
8	NC	No connection
9	V_{DD}	Voltage supply
10	R	R _{EXT} input for RC oscillator tuning
11	V_{IN}	Voltage comparator input
12	CS _{IN1}	Chip select input 1
13	CS _{IN2}	Chip select input 2
14	CS _{IN3}	Chip select input 3

Table 5

Functional Description

V_{IN} Monitoring

The power-on reset and the power-down reset are generated as a response to the external voltage level on the $V_{\rm IN}$ input. The external voltage level is typically obtained from a voltage divider as shown in Fig. 10. The user defines an external voltage divider to set the desired threshold level for power-on reset and power-down reset in his system. The internal comparator reference voltage is typically 1.17 V.

At power-up the reset output (\overline{RES}) is held low (see Fig. 6). When V_{IN} becomes greater than V_{REF}, the \overline{RES} output is held low for an additional power-on reset (POR) delay which is equal to the watchdog time T_{wD} (typically 100 ms with an external resistor of 115 k Ω connected at R pin). The POR delay prevents repeated toggling of \overline{RES} even if V_{IN} and the INPUT voltage drops out and recovers. The POR delay allows the microprocessor's crystal oscillator to start and stabilize and ensures correct recognition of the reset signal to the microprocessor.

The RES output goes active low generating the power-down reset whenever $V_{\rm IN}$ falls below $V_{\rm REF}$. The sensitivity or reaction time of the internal comparator to the voltage level on $V_{\rm IN}$ is typically 5 μ s.

Timer Programming

The on-chip oscillator needs an external resistor $R_{\rm EXT}$ connected between the R pin and $V_{\rm SS}$ (see Fig. 10). It allows the user to adjust the power-on reset (POR) delay, watchdog time $T_{\rm WD}$ and with this also the closed and open time windows as well as the watchdog reset pulse width ($T_{\rm WD}/40$).

With $R_{EXT} = 115 \text{ k}\Omega$, the typical delays are:

Note the current consumption increases as the frequency increases.

Watchdog Timeout Period Description

The watchdog timeout period is divided into two parts, a "closed" window and an "open" window (see Fig. 4) and is defined by two parameters, T_{WD} and the Open Window Percentage (OWP).

The closed window starts just after the watchdog timer resets and is defined by $T_{CW} = T_{WD} - OWP (T_{WD})$.

The open window starts after the closed time window finishes and lasts till $T_{WD} + OWP (T_{WD})$. The open window time is defined by $T_{CW} = 2 \times OWP (T_{WD})$.

For example if $T_{WD}=100$ ms (actual value) and OWP = \pm 20% this means the closed window lasts during first the 80 ms ($T_{CW}=80$ ms = 100 ms - 0.2 (100 ms)) and the open window the next 40 ms ($T_{OW}=2\times0.2$ (100 ms) = 40 ms). The watchdog can be serviced between 80 ms and 120 ms after the timer reset. However as the time base is \pm 10% accurate, software must use the following formula for servicing signal \overline{TCL} during the open window: Typically $R_{EXT}\times0.87$ where R_{EXT} is in $k\Omega$ for T_{WD} in ms (the formula is valid for $R_{EXT}=70$ $k\Omega$). For example, if $R_{EXT}=115$ $k\Omega$, then $T_{WD}=100$ ms \pm 10% and the useful open window limits for software are 90 to 110 ms.

Timer Clearing and RES Action

The watchdog circuit monitors the activity of the processor. If the user's software does not send a pulse to the \overline{TCL} input within the programmed open window timeout period, a short watchdog RES pulse is generated which is equal to $T_{WD}/40=2.5\ ms$ typically (see Fig. 7).

With the open window constraint, new security is added to conventional watchdogs by monitoring both software cycle time and execution. Should software clear the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution), it will cause the system to be reset. If the software is stuck in a loop which includes the routine to clear the watchdog, conventional watchdog will not reset the system even though the software is malfunctioning; the V 6133 will generate a system reset because the watchdog is cleared too quickly.

If no \overline{TCL} signal is applied before the closed and open windows expire, \overline{RES} will start to generate square waves of period ($T_{CW} + T_{OW} + T_{WDR}$). The watchdog will remain in this state until the next \overline{TCL} falling edge appears during an open window, or until a fresh power-up sequence. The system enable output, \overline{EN} , can be used to prevent critical control functions being activated in the event of the system going into this failure mode (see section "Enable - \overline{EN} Output").

The \overline{RES} output must be pulled up to V_{DD} even if the output is not used by the system (see Fig. 10).




Combined Voltage and Timer Action

The combination of voltage and timer actions is illustrated by the sequence of events shown in Fig. 8. On powerup, when the voltage at V_{IN} reaches V_{REE}, the power-onreset, POR, delay is initialized and holds RES active for the time of the POR delay. A TCL pulse will have no effect until this power-on-reset delay is completed. After the POR delay has elapsed, RES goes inactive and the watchdog timer starts acting. If no TCL pulse occurs, RES goes active low for a short time TwoR after each closed and open window period. A TCL pulse coming during the open window clears the watchdog timer. When the TCL pulse occurs too early (during the closed window), RES goes active and a new timeout sequence starts. A voltage drop below the V_{REE} level for longer than typically 5 µs, overrides the timer and immediately forces RES active and EN inactive. Any further TCL pulse has no effect until the next power-up sequence has completed.

Enable - EN Output


The system enable output, EN, is inactive always when RES is active and remains inactive after a RES pulse until the watchdog is serviced correctly 3 consecutive times (ie. the TCL pulse must come in the open window). After three consecutive services of the watchdog with TCL during the open window, the EN goes active low. A malfunctioning system would be repeatedly reset by the watchdog. In a conventional system critical motor controls could be energized each time reset goes inactive (time allowed for the system to restart) and in this way the electrical motors driven by the system could function out of control. The V 6133 prevents the above failure mode by using the EN output to disable the motor controls until software has successfully cleared the watchdog three times (ie. the system has correctly restarted after a reset condition).

Typical Application







T_{WD} versus Temperature at 5 V




TwD versus R at 5 V



 T_{WD} versus V_{DD} at $T_A = +25^{\circ}C$




 $\rm T_{WD}$ versus R at $\rm T_A = +25^{\circ}C$




















T_{WD} versus R at $T_A = +70^{\circ} C$






 T_{WD} versus R at $T_A = -40^{\circ} \text{C}$






Package and Ordering Information

Dimensions of DIP14 Package



Dimensions of SO14 Package



Ordering Information

The V 6133 is available in the following packages:

Type Package V 6133 14P DIP14 V 6133 14S SO14

When ordering please specify complete part number.



Watchdog

Features

- Standby mode, maximum current 45 µA
- Reset output guaranteed for V_{DD} voltage down to 1.2 V
- Comparator for voltage monitoring, reset threshold 1.5 V
- Programmable reset voltage monitoring
- Programmable power-on reset (POR) delay
- Watchdog with programmable time window guarantees a minimum time and a maximum time between software clearing of the watchdog
- Time base accuracy ± 10%
- System enable (EN) output offers added security
- TTL / CMOS compatible
- -40 to +85°C temperature range
- On request, extended temperature range -40 to +125°C
- DIP8 and SO8 packages


Description

The V 6150 offers a high level of integration by voltage monitoring and software monitoring in an 8 lead package. A comparator monitors the voltage applied at the V_{IN} input comparing it with an internal 1.5 V reference. The power-on reset function is initialized after VIN reaches 1.5 V and takes the reset output inactive after TPOR depending of external resistance. The reset output goes active low when the V_{IN} voltage is less than 1.5 V. The RES and EN outputs are guaranteed to be in a correct state for a supply voltage as low as 1.2 V. The watchdog function monitors software cycle time and execution. If the software clears the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution), it will cause the system to be reset. The system enable output prevents critical control functions being activated until software has successfully cleared the watchdog three times. Such a security could be used to prevent motor controls being energized on repeated resets of a faulty system.


Applications

- Automotive systems
- Cellular telephones
- Security systems
- Battery powered products

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Maximum voltage at V _{DD}	V_{DDmax}	V _{SS} +7 V
Minimum voltage at V _{DD}	V_{DDmin}	V _{SS} -0.3 V
Max. voltage at any signal pin	V _{MAX}	V _{DD} +0.3 V
Min. voltage at any signal pin	V _{MIN}	V _{SS} -0.3 V
Storage temperature	T _{STO}	-65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V _{Smax}	1000 V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precau-

tions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	T _A	-40		+125	°C
Supply voltage1)	V_{DD}	3		5.5	٧
RES & EN guaranteed2)	V _{DD}	1.2			V
Comparator input					
voltage	V _{IN}	0		V _{DD}	V
RC-oscillator					
programming	R	10		1000	kΩ

¹⁾ A 100 nF decoupling capacitor is required on the Table 2

Electrical Characteristics

 $V_{DD}=5\,V\pm\,10\%,\,C=100$ nF, $T_A=-40$ to $+85^{\circ}C,$ unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Supply current in standby mode	I _{SS}	$R_{EXT} = don't care, TCL = V_{DD},$				
		$V_{IN} = 0 V$		23	45	μΑ
Supply current	Iss	$R_{EXT} = 100 k\Omega$, I/Ps at V_{DD} ,				
		O/Ps 1 M Ω to V _{DD}		75	120	μΑ
RES (vers. 00,01) and EN (vers. 00)						· ·
Output Low Voltage	V _{OL}	$V_{DD} = 4.5 \text{ V}, I_{DL} = 20 \text{ mA}$		0.4		V
-	V _{OL}	$V_{DD} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$		0.2	0.4	V
	V _{OL}	$V_{DD} = 2.0 \text{ V}, I_{OL} = 4 \text{ mA}$		0.2	0.4	٧
	V _{OL}	$V_{DD} = 1.2 V, I_{OL} = 0.5 \text{mA}$		0.06	0.2	V
EN (vers. 01)						
Output High Voltage	V _{OH}	$V_{DD} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$	3.5	4.1		V
	V _{OH}	$V_{DD} = 2.0 \text{ V}, I_{OH} = -100 \mu\text{A}$	1.8	1.9		٧
	V _{OH}	$V_{DD} = 1.2 V, I_{OH} = -30 \mu A$	1.0	1.1		V
TCL and V _{IN}						
TCL Input Low Level	V _{IL}		V _{SS}		0.8	v
TCL Input High Level	V _{IH}		2.0		V _{DD}	v
Leakage current TCL input	lu l	$V_{SS} \leq V_{TCI} \leq V_{DD}$		0.05	1	μΑ
V _{IN} input resistance	R _{VIN}			100		MΩ
Comparator reference ¹⁾	V _{REF}	$V_{DD} = 5 \text{ V}, T_{A} = 25^{\circ}\text{C}$	1.474	1.52	1.566	V
·	V _{REF}	$V_{DD} = 5 V$	1.436		1.620	v
	V _{REF}	$V_{DD} = 5 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	1.420		1.620	v
Comparator hysteresis ¹⁾	V _{HY}			2		mV


Table 3


supply voltage V_{DD} for stability.

RES and EN (ENonly for version 00) must be pulled up externally to V_{DD} event if they are unused. (Note: RES and EN are used as inputs by EM test.)

¹⁾ The comparator reference is the power-down reset threshold. The power-on reset threshold equals the comparator reference voltage plus the comparator hysteresis (see Fig. 5).







Timing Characteristics


 $V_{DD} = 5.0 \text{ V} \pm 3\%$, C = 100 nF, $T_A = -40$ to $+125^{\circ}$ C, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays:						
TCL to Output Pins	T _{DIDO}			250	500	ns
V _{IN} sensitivity	T _{SEN}		1	5	20	μs
Logic Transition Times on all Output Pins	T _{TR}	Load 10 kΩ, 50 pF		30	100	ns
Power-on Reset delay	T _{POR}	$R_{EXT} = 123 k\Omega, \pm 1\%$	90	100	110	ms
Watchdog Time	T _{wD}	$R_{EXT} = 123 k\Omega, \pm 1\%$	90	100	110	ms
Open Window Percentage	OWP			±0.2 T _{WD}		
Closed Window Time	T _{cw}			0.8 T _{WD}		
	T _{CW}	$R_{EXT} = 123 k\Omega, \pm 1\%$	72	80	88	ms
Open Window Time	Tow			0.4 T _{WD}		
·	Tow	$R_{EXT} = 123 k\Omega, \pm 1\%$	36	40	44	ms
Watchdog Reset Pulse	T _{WDR}			T _{WD} /40		
	T _{WDR}	$R_{EXT} = 123 k\Omega, \pm 1\%$		2.5		ms
T _{CL} Input Pulse Width	T _{TCL}		150			ns

Table 4


Timing Waveforms

Watchdog Timeout Period







Voltage Monitoring



Timer Reaction




Combined Voltage and Timer Reaction





Block Diagram



Pin Description

Pin	Name	Function
1	EN	Vers. 00:
		Open drain active low enable output.
		EN must be pulled up to V _{DD} even
		if unused.
1		Vers. 01:
		Push-pull active low enable output
2	RES	Open drain active low reset output.
		RES must be pulled up to V _{DD} even
1		if unused
3	TCL	Watchdog timer clear input signal
4	V _{SS}	GND terminal
5	NC	No connection
6	V _{DD}	Voltage supply
7	R	R _{EXT} input for RC oscillator tuning
8	V	Voltage comparator input

Table 5

Functional Description

V_{IN} Monitoring

The power-on reset and the power-down reset are generated as a response to the external voltage level on the $V_{\rm IN}$ input. The external voltage level is typically obtained from a voltage divider as shown in Fig. 9. The user defines the external voltage divider to set the desired threshold level for power-on reset and power-down reset in his system. The internal comparator reference voltage is typically 1.52 V.

At power-up the reset output (\overline{RES}) is held low (see Fig. 5). When V_{IN} becomes greater than V_{REF} , the \overline{RES} output is held low for an additional power-on reset (POR) delay

which is equal to the watchdog time T_{WD} (typically 100 ms with an external resistor of 123 kΩ connected at R pin). The POR delay prevents repeated toggling of RES even if V_{IN} and the INPUT voltage drops out and recovers. The POR delay allows the microprocessor's crystal oscillator time to start and stabilize and ensures correct recognition of the reset signal to the microprocessor.

The \overline{RES} output goes active low generating the power-down reset whenever V_{IN} falls below V_{REF} . The sensitivity or reaction time of the internal comparator to the voltage level on V_{IN} is typically 5 μs .

Timer Programming

The on-chip oscillator with an external resistor R_{EXT} connected between the R pin and V_{SS} (see Fig. 9) allows the user to adjust the power-on reset (POR) delay, watchdog time T_{WD} and with this also the closed and open time windows as well as the watchdog reset pulse width $(T_{\text{WD}}/40)$.

With $R_{EXT} = 123 \text{ k}\Omega$, the typical delays are:

Note the current consumption increases as the frequency increases.

Watchdog Timeout Period Description

The watchdog timeout period is divided into two parts, a "closed" window and an "open" window (see Fig. 4) and is defined by two parameters, T_{WD} and the Open Window Percentage (OWP).

The closed window starts just after the watchdog timer resets and is defined by $T_{\text{CW}} = T_{\text{WD}} - \text{OWP} (T_{\text{WD}})$.



The open window starts after the closed time window finishes and lasts till $T_{WD} + OWP$ (T_{WD}). The open window time is defined by $T_{OW} = 2 \times OWP$ (T_{WD}).

For example if $T_{WD}=100$ ms (actual value) and OWP = \pm 20% this means the closed window lasts during first the 80 ms ($T_{CW}=80$ ms = 100 ms - 0.2 (100 ms)) and the open window the next 40 ms ($T_{OW}=2$ x 0.2 (100 ms) = 40 ms). The watchdog can be serviced between 80 ms and 120 ms after the timer reset. However as the time base is \pm 10% accurate, software must use the following formula for servicing signal \overline{TCL} during the open window: R_{EXT} x 0.75 to R_{EXT} x 0.85 where R_{EXT} is in k Ω for T_{WD} ins (the formula is valid for $R_{EXT} \geq 70$ k Ω). For example, if $R_{EXT}=123$ k Ω , then $T_{WD}=100$ ms \pm 10% and the useful open window limits for software are 90 to 110 ms.

Timer Clearing and RES Action

The watchdog circuit monitors the activity of the processor. If the user's software does not send a pulse to the TCL input within the programmed open window timeout period, a short watchdog $\overline{\text{RES}}$ pulse is generated which is equal to $T_{WD}/40 = 2.5$ ms typically (see Fig. 6).

With the open window constraint, new security is added to conventional watchdogs by monitoring both software cycle time and execution. Should software clear the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution), it will cause the system to be reset. If the software is stuck in a loop which includes the routine to clear the watchdog, then a conventional watchdog would not make a system reset even though the software is malfunctioning; the V 6150 would make a system reset because the watchdog would be cleared too quickly.

If no \overline{TCL} pulse is applied before the closed and open windows expire, \overline{RES} will start to generate square waves of period ($T_{CW} + T_{OW} + T_{WDR}$). The watchdog will remain in this state until the next \overline{TCL} falling edge appears during an open window, or until a fresh power-up sequence. The system enable output, \overline{EN} , can be used to prevent critical control functions being activated in the event of the system going into this failure mode (see section "Enable - \overline{EN} Output").

The \overline{RES} output must be pulled up to V_{DD} even if the output is not used by the system (see Fig. 9).

Combined Voltage and Timer Action

The combination of voltage and timer actions is illustrated by the sequence of events shown in Fig. 7. On powerup, when the voltage at V_{IN} reaches V_{REF} , the power-onreset, POR, delay is initialized and holds RES active for the time of the POR delay. A TCL pulse will have no effect until this power-on-reset delay is completed. After the POR delay has elapsed, RES goes inactive and the watchdog timer starts acting. If no TCL pulse occurs, RES goes active low for a short time T_{WDR} after each closed and open window period. A TCL pulse coming during the open window clears the watchdog timer. When the TCL pulse occurs too early (during the closed window), RES goes active and a new timeout sequence starts. A voltage drop below the V_{RFF} level for longer than typically 5 µs, overrides the timer and immediately forces RES active and EN inactive. Any further TCL pulse has no effect until the next power-up sequence has completed.


Enable - EN Output

The system enable output, \overline{EN} , is inactive always when RES is active and remains inactive after a \overline{RES} pulse until the watchdog is serviced correctly 3 consecutive times (ie. the \overline{TCL} pulse must come in the open window). After three consecutive services of the watchdog with \overline{TCL} during the open window, the \overline{EN} goes active low. A malfunctioning system would be repeatedly reset by

the watchdog. In a conventional system critical motor controls could be energized each time reset goes inactive (time allowed for the system to restart) and in this way the electrical motors driven by the system could function out of control. The V 6150 prevents the above failure mode by using the $\overline{\rm EN}$ output to disable the motor controls until software has successfully cleared the watchdog three times (ie. the system has correctly restarted after a reset condition).


For the version 00 the \overline{EN} output must be pulled up to V_{DD} even if the output is not used by the system (see Fig. 9).

Typical Application







T_{WD} versus Temperature at 5 V




T_{WD} versus R at 5 V



T_{WD} versus V_{DD} at $T_A = +25^{\circ}C$




 T_{WD} versus R at $T_A = +25^{\circ}C$






 T_{WD} versus R at $T_A = +25^{\circ} C$







T_{WD} versus V_{DD} at $T_A = +85^{\circ}C$




 T_{WD} versus R at $T_A = +85^{\circ}C$



 T_{WD} versus V_{DD} at $T_A = -40^{\circ} C$




 T_{WD} versus R at $T_A = -40^{\circ} C$






Package and Ordering Information

Dimensions of DIP8 Package



Dimensions of SO8 Package



Ordering Information

The V 6150 is available in the following packages:

Industrial temperature range (-40°C to +85°C)

Type1)

Package

V6150 nn 8P

DIP8

V 6150 nn 8S SO8

When ordering please specify complete part number.

Marking on package:

Package

Marking1)

DIP8

V 6150 nn

SO8

6150 nn

* on request

Extended temperature range (-40°C to +125°C)

Type¹⁾

Package

V6150 nn X8P

DIP8*

V6150 nn X8S SO8*

© 1994 EM Microelectronic-Marin SA, 09/94, Rev. A/045

¹⁾ nn stands for the versions 00*, 01



Watchdog

Features

- Standby mode, maximum current 35 µA
- Reset output guaranteed for V_{DD} voltage down to 1.2 V
- Comparator for voltage monitoring, reset threshold 1.17 V
- ± 1.5% threshold tolerance at 25°C ± 3% threshold tolerance for −40 to +70°C
- Programmable reset voltage monitoring
- Voltage window, high threshold 5.9 V
- Programmable power-on reset (POR) delay
- Watchdog with programmable time window guarantees a minimum time and a maximum time between software clearing of the watchdog
- Time base accuracy ± 10%
- System enable (EN) output offers added security
- TTL / CMOS compatible
- -40 to +70°C temperature range
- DIP8 and SO8 packages


Description

The V 6170 offers a high level of integration by voltage monitoring and software monitoring in an 8 lead package. A comparator monitors the voltage applied at the V_{IN} input comparing it with an internal 1.17 V reference. The power-on reset function is initialized after V_{IN} reaches 1.17 V and takes the reset output inactive after TPOR depending of external resistance. The reset output goes active low when the V_{IN} voltage is less than 1.17 V or when V_{DD} is higher than 5.9 V. The RES and EN outputs are guaranteed to be in a correct state for a supply voltage as low as 1.2 V. The watchdog function monitors software cycle time and execution. If the software clears the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution), it will cause the system to be reset. The system enable output prevents critical control functions being activated until software has successfully cleared the watchdog three times. Such a security could be used to prevent motor controls being energized on repeated resets of a faulty system.


Applications

- Industrial electronics
- Cellular telephones
- Security systems
- Battery powered products

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Maximum voltage at V _{DD}	V_{DDmax}	V _{SS} +7 V
Minimum voltage at V _{DD}	V_{DDmin}	V _{SS} -0.3 V
Max. voltage at any signal pin	V _{MAX}	$V_{DD} + 0.3 V$
Min. voltage at any signal pin	V _{MIN}	$V_{SS} - 0.3 V$
Storage temperature	T _{STO}	-65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V _{Smax}	1000 V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precau-

tions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	TA	-40		+70	°C
Supply voltage1)	V _{DD}	3		5.5	V
RES & EN guaranteed2)	V _{DD}	1.2			.v
Comparator input					
voltage	V _{IN}	0		V_{DD}	V
RC-oscillator					
programming	R	10		1000	kΩ

¹⁾ A 100 nF decoupling capacitor is required on the Table 2 supply voltage V_{DD} for stability.

(Note: RES and EN are used as inputs by EM test.)

Electrical Characteristics

 $3.0 \le V_{DD} \le 5.5$ V, C = 100 nF, $T_A = -40$ to $+70^{\circ}$ C, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Supply current in standby mode	I _{SS}	$R_{EXT} = don't care, TCL = V_{DD}, V_{IN} = 0 V$		24	35	μΑ
Supply current	I _{SS}	$R_{EXT} = 100 \text{ k}\Omega, \text{ I/Ps at V}_{DD},$ O/Ps 1 M Ω to V _{DD}		55	100	μΑ
RES and EN						
Output Low Voltage	V _{OL} V _{OL} V _{OL} V _{OL}	$V_{DD} = 4.5 \text{ V}, I_{OL} = 20 \text{ mA}$ $V_{DD} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$ $V_{DD} = 2.0 \text{ V}, I_{OL} = 4 \text{ mA}$ $V_{DD} = 1.2 \text{ V}, I_{OL} = 0.5 \text{ mA}$		0.4 0.2 0.2 0.06	0.4 0.4 0.2	V V V
EN	l or	7 62				
Output High Voltage	V _{OH} V _{OH} V _{OH}	$V_{DD} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$ $V_{DD} = 2.0 \text{ V}, I_{OH} = -100 \mu\text{A}$ $V_{DD} = 1.2 \text{ V}, I_{OH} = -30 \mu\text{A}$	3.5 1.8 1.0	4.1 1.9 1.1		V V V
TCL and V _{IN}	0					
TCL Input Low Level	V _{IL}	$3 \text{ V} \leq \text{V}_{DD} \pm 5.5 \text{ V}$	V _{ss}		0.8	V
TCL Input High Level	V _{IH}	$3 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	2.0		V _{DD}	V
Leakage current TCL input	I _{LI}	$V_{SS} \le V_{TCL} \le V_{DD}$		0.05	1	μΑ
V _{IN} input resistance	R _{VIN}			100		MΩ
Comparator reference ¹⁾	V _{REF} V _{REF}	$T_A = 25^{\circ}C$ $T_A = -20 \text{ to } +70^{\circ}C$	1.148 1.123 1.123	1.170	1.200 1.218 1.222	V V
Comparator hysteresis ¹⁾	VHYI			2		mV
Level detector of V _{DD} ²⁾	V _{HIGH}	T _A = 25°C	5.78 5.60	5.95	6.12 6.30	V V
Hysteresis ²⁾	V _{HY2}			50		mV


¹⁾ The comparator reference is the power-down reset threshold. The power-on reset threshold equals the comparator reference voltage plus the comparator hysteresis (see Fig. 5).

²⁾ RES must be pulled up externally to V_{DD} event if it is unused.

²⁾ The level detector of V_{DD} (V_{HIGH}) is the level when V_{DD} is rising. The level detector when V_{DD} is falling equals V_{HIGH} minus the hysteresis (V_{HY2}) (see Fig. 5).







Timing Characteristics


 $V_{DD}=\bar{5.0}~V\pm 3\%, C=100~nF, T_A=-40~to~+70^{\circ}C,$ unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays:						
TCL to Output Pins	TDIDO			250	500	ns
V _{IN} sensitivity	T _{SEN}		1	5	20	μs
Logic Transition Times on all Output Pins	T _{TR}	Load 10 kΩ, 50 pF		30	100	ns
Power-on Reset delay	T _{POR}	$R_{EXT} = 115 \text{ k}\Omega, \pm 1\%$	90	100	110	ms
Watchdog Time	T _{WD}	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Open Window Percentage	OWP			±0.2T _{WD}		
Closed Window Time	T _{CW}			0.8 T _{WD}		
	T _{CW}	$R_{EXT} = 115 k\Omega, \pm 1\%$	72	80	88	ms
Open Window Time	Tow			0.4 T _{WD}		
	Tow	$R_{EXT} = 115 k\Omega, \pm 1\%$	36	40	44	ms
Watchdog Reset Pulse	T _{WDR}			T _{WD} /40		
	T _{WDR}	$ R_{EXT} = 115 k\Omega, \pm 1\% $		2.5		ms
T _{CL} Input Pulse Width	T _{TCL}		150			ns

Table 4


Timing Waveforms

Watchdog Timeout Period







Voltage Monitoring



Timer Reaction




Combined Voltage and Timer Reaction





Block Diagram



Pin Description

Pin	Name	Function
1	EN	Push-pull active low enable output
2	RES	Open drain active low reset output.
		RES must be pulled up to V _{DD} even if unused
3	TCL	Watchdog timer clear input signal
4	V_{SS}	GND terminal
5	NC	No connection
6	V_{DD}	Voltage supply
7	R	R _{EXT} input for RC oscillator tuning
8	V _{IN}	Voltage comparator input

Table 5

Functional Description

V_{IN} Monitoring

The power-on reset and the power-down reset are generated as a response to the external voltage level on the $V_{\rm IN}$ input. The external voltage level is typically obtained from a voltage divider as shown in Fig. 9. The user defines an external voltage divider to set the desired threshold level for power-on reset and power-down reset in his system. The internal comparator reference voltage is typically 1.17 V.

At power-up the reset output (RES) is held low (see Fig. 5). When V_{IN} becomes greater than V_{REF} , the RES output is held low for an additional power-on reset (POR) delay which is equal to the watchdog time T_{WD} (typically 100 ms with an external resistor of 115 k Ω connected at R pin). The POR delay prevents repeated toggling of RES even if V_{IN} and the INPUT voltage drops out and recovers. The

POR delay allows the microprocessor's crystal oscillator time to start and stabilize and ensures correct recognition of the reset signal to the microprocessor.

The RES output goes active low generating the power-down reset whenever $V_{\rm IN}$ falls below $V_{\rm REF}$. The sensitivity or reaction time of the internal comparator to the voltage level on $V_{\rm IN}$ is typically 5 μ s.

Voltage Window

The reset output (\overline{RES}) is inactive when V_{IN} is higher than V_{REF} and when V_{DD} is lower than V_{HIGH} . If V_{IN} is less than V_{REF} or V_{DD} higher than V_{HIGH} , the reset output goes active low (see Fig. 5).

Timer Programming

quency increases.

The on-chip oscillator needs an external resistor $R_{\rm EXT}$ connected between the R pin and $V_{\rm SS}$ (see Fig. 9). It allows the user to adjust the power-on reset (POR) delay, watchdog time $T_{\rm WD}$ and with this also the closed and open time windows as well as the watchdog reset pulse width ($T_{\rm WD}/40$).

With $R_{EXT} = 115 \text{ k}\Omega$, the typical delays are:

- Power-on reset delay: T_{POR} is 100 ms - Watchdog time: T_{WD} is 100 ms

- Closed window: T_{CW} is 80 ms - Open window: T_{OW} is 40 ms

-Watchdog reset: T_{WDR} is 2.5 ms Note the current consumption increases as the fre-

Watchdog Timeout Period Description

The watchdog timeout period is divided into two parts, a "closed" window and an "open" window (see Fig. 4) and is defined by two parameters, $T_{\rm WD}$ and the Open Window Percentage (OWP).

The closed window starts just after the watchdog timer



resets and is defined by $T_{CW} = T_{WD} - OWP (T_{WD})$

The open window starts after the closed time window finishes and lasts till $T_{WD} + OWP (T_{WD})$. The open window time is defined by $T_{OW} = 2 \times OWP (T_{WD})$.

For example if $T_{WD}=100$ ms (actual value) and OWP = \pm 20% this means the closed window lasts during first the 80 ms ($T_{CW}=80$ ms = 100 ms - 0.2 (100 ms)) and the open window the next 40 ms ($T_{OW}=2\times0.2$ (100 ms) = 40 ms). The watchdog can be serviced between 80 ms and 120 ms after the timer reset. However as the time base is \pm 10% accurate, software must use the following formula for servicing signal \overline{TCL} during the open window: Typically $R_{EXT}\times0.87$ where R_{EXT} is in $k\Omega$ for T_{WD} in ms (the formula is valid for $R_{EXT} \geq 70$ $k\Omega$). For example, if $R_{EXT}=115$ $k\Omega$, then $T_{WD}=100$ ms \pm 10% and the useful open window limits for software are 90 to 110 ms.

Timer Clearing and RES Action

The watchdog circuit monitors the activity of the processor. If the user's software does not send a pulse to the \overline{TCL} input within the programmed open window timeout period, a short watchdog \overline{RES} pulse is generated which is equal to $T_{WD}/40 = 2.5$ ms typically (see Fig. 6).

With the open window constraint, new security is added to conventional watchdogs by monitoring both software cycle time and execution. Should software clear the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution), it will cause the system to be reset. If the software is stuck in a loop which includes the routine to clear the watchdog, a conventional watchdog will not reset the system even though the software is malfunctioning; the V 6170 will generate a system reset because the watchdog is cleared too quickly.

If no \overline{TCL} signal is applied before the closed and open windows expire, \overline{RES} will start to generate square waves of period ($T_{CW} + T_{OW} + T_{WDR}$). The watchdog will remain in this state until the next \overline{TCL} falling edge appears during an open window, or until a fresh power-up sequence. The system enable output, \overline{EN} , can be used to prevent critical control functions being activated in the event of the system going into this failure mode (see sec-

tion "Enable - EN Output").

The \overline{RES} output must be pulled up to V_{DD} even if the output is not used by the system (see Fig. 9).


Combined Voltage and Timer Action

The combination of voltage and timer actions is illustrated by the sequence of events shown in Fig. 7. On powerup, when the voltage at VIN reaches VREF, the power-onreset, POR, delay is initialized and holds RES active for the time of the POR delay. A TCL pulse will have no effect until this power-on-reset delay is completed. After the POR delay has elapsed, RES goes inactive and the watchdog timer starts acting. If no TCL pulse occurs, RES goes active low for a short time TwoR after each closed and open window period. A TCL pulse coming during the open window clears the watchdog timer. When the TCL pulse occurs too early (during the closed window), RES goes active and a new timeout sequence starts. A voltage drop below the V_{REF} level for longer than typically 5 μ s, overrides the timer and immediately forces RES active and EN inactive. Any further TCL pulse has no effect until the next power-up sequence has completed.

Enable - EN Output


The system enable output, EN, is inactive always when RES is active and remains inactive after a RES pulse until the watchdog is serviced correctly 3 consecutive times (ie. the TCL pulse must come in the open window). After three consecutive services of the watchdog with TCL during the open window, the EN goes active low. A malfunctioning system would be repeatedly reset by the watchdog. In a conventional system critical motor controls could be energized each time reset goes inactive (time allowed for the system to restart) and in this way the electrical motors driven by the system could function out of control. The V 6170 prevents the above failure mode by using the EN output to disable the motor controls until software has successfully cleared the watchdog three times (ie. the system has correctly restarted after a reset condition).

Typical Application







Two versus Temperature at 5 V




T_{WD} versus R at 5 V




 T_{WD} versus V_{DD} at $T_A = +25^{\circ}C$



 T_{WD} versus R at $T_A = +25^{\circ}C$












T_{WD} versus V_{DD} at $T_A = +70^{\circ}C$




T_{WD} versus R at $T_A = +70^{\circ}$ C



T_{WD} versus V_{DD} at $T_A=-40^{\circ}C$




T_{WD} versus R at $T_A = -40^{\circ} C$






Package and Ordering Information

Dimensions of DIP8 Package



Dimensions of SO8 Package



Ordering Information

The V 6170 is available in the following packages:

Type Package V6170 8P DIP8 V6170 8S SO8

When ordering please specify complete part number.



Watchdog

Features

- Standby mode, maximum current 35 µA
- Reset output guaranteed for V_{DD} voltage down to 1.2 V
- Comparator for voltage monitoring, reset threshold 1.17 V
- ± 1.5% threshold tolerance at 25°C
 ± 3% threshold tolerance for -40 to +70°C
- Programmable reset voltage monitoring
- Voltage window, high threshold 5.9 V
- Programmable power-on reset (POR) delay
- Watchdog with programmable time window guarantees a minimum time and a maximum time between software clearing of the watchdog
- Time base accuracy ± 10%
- System enable (EN) output offers added security
- 3 chip select feed-thru circuit controlled by EN
- TTL / CMOS compatible
- -40 to +70°C temperature range
- DIP14 and SO14 packages


Description

The V 6173 offers a high level of integration by voltage monitoring and software monitoring in an 14 lead package. A comparator monitors the voltage applied at the V_{IN} input comparing it with an internal 1.17 V reference. The power-on reset function is initialized after V_{IN} reaches 1.17 V and takes the reset output inactive after T_{POR} depending of external resistance. The reset output goes active low when the V_{IN} voltage is less than 1.17 V or when V_{DD} is higher than 5.9 V. The RES and EN outputs are guaranteed to be in a correct state for a supply voltage as low as 1.2 V. The watchdog function monitors software cycle time and execution. If the software clears the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution), it will cause the system to be reset. The system enable output prevents critical control functions being activated until software has successfully cleared the watchdog three times. Such a security could be used to prevent motor controls being energized on repeated resets of a faulty system.


Applications

- Industrial electronics
- Cellular telephones
- Security systems
- Battery powered products

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Maximum voltage at V _{DD}	V_{DDmax}	V _{SS} +7 V
Minimum voltage at V _{DD}	V_{DDmin}	V _{SS} -0.3 V
Max. voltage at any signal pin	V _{MAX}	V _{DD} +0.3 V
Min. voltage at any signal pin	V _{MIN}	V _{SS} −0.3 V
Storage temperature	T _{STO}	-65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V _{Smax}	1000 V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precau-

tions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	TA	-40		+70	°C
Supply voltage1)	V_{DD}	3		5.5	١v
RES & EN guaranteed2)	V _{DD}	1.2			١v
Comparator input					
voltage	V _{IN}	0		V_{DD}	٧
RC-oscillator	}				
programming	R	10		1000	kΩ

¹⁾ A 100 nF decoupling capacitor is required on the Table 2 supply voltage V_{DD} for stability.

(Note: RES and EN are used as inputs by EM test.)

Electrical Characteristics

 $3 \leq V_{DD} \leq 5.5$ V, C = 100 nF, $T_A = -40$ to $+70^{\circ} C,$ unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Supply current in standby mode	I _{SS}	$R_{EXT} = don't care, TCL = V_{DD},$ $V_{IN} = 0 V$		24	35	μΑ
Supply current	I _{SS}	$R_{EXT} = 100 \text{ k}\Omega, \text{ I/Ps at V}_{DD},$ O/Ps 1 M Ω to V _{DD}		55	100	μΑ
RES, EN and CS _{OUT 1/2/3}]			
Output Low Voltage	V _{OL} V _{OL}	$V_{DD} = 4.5 \text{ V}, I_{OL} = 20 \text{ mA}$ $V_{DD} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$		0.4 0.2	0.4	V
	V _{OL}	$V_{DD} = 2.0 \text{ V}, I_{OL} = 4 \text{ mA}$ $V_{DD} = 1.2 \text{ V}, I_{OL} = 0.5 \text{ mA}$		0.2	0.4	V
EN and CS _{OUT1/2/3}	VOL.	V _{DD} = 1.2 V, 10L = 0.5 1111		0.00	0.2	
Output High Voltage	V _{OH}	$V_{DD} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$	3.5	4.1		v
	V _{OH}	$V_{DD} = 2.0 \text{ V}, I_{OH} = -100 \mu\text{A}$ $V_{DD} = 1.2 \text{ V}, I_{OH} = -30 \mu\text{A}$	1.8 1.0	1.9 1.1		V V
TCL, V _{IN} and CS _{IN1/2/3}	- 011	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				
TCL and CS _{IN1/2/3} Input Low Level	V _{IL}	$3 \text{ V} \leq \text{V}_{DD} \pm 5.5 \text{ V}$	V _{ss}		0.8	V
TCL and CS _{IN1/2/3} Input High Level	V _{IH}	$3 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	2.0		V _{DD}	٧
Leakage current TCL input	և	$V_{SS} \le V_{TCL} \le V_{DD}$	1	0.05	1	μΑ
V _{IN} input resistance	R _{VIN}			100	•	MΩ
Comparator reference1)	V_{REF}	T _A = 25°C	1.148	1.170	1.200	V
	V_{REF}	$T_A = -20 \text{ to } +70^{\circ}\text{C}$	1.123		1.218	V
	V_{REF}		1.123		1.222	V
Comparator hysteresis ¹⁾	V _{HY1}		1	2		m۷
Level detector of V _{DD} ²⁾	V_{HIGH}	T _A = 25°C	5.78	5.95	6.12	٧
·	V _{HIGH}		5.60		6.30	V
Hysteresis ²⁾	V_{HY2}			50		mV


¹⁾ The comparator reference is the power-down reset threshold. The power-on reset threshold equals the comparator reference voltage plus the comparator hysteresis (see Fig. 6).

PES must be pulled up externally to V_{DD} event if it is unused.

²⁾ The level detector of V_{DD} (V_{HIGH}) is the level when V_{DD} is rising. The level detector when V_{DD} is falling equals V_{HIGH} minus the hysteresis (V_{HY2}) (see Fig. 6).







Timing Characteristics


 $V_{DD} = 5.0 \ V \pm 3\%, C = 100 \ nF, T_A = -40 \ to +70 ^{\circ} C$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays:						
TCL to Output Pins	TDIDO			250	500	ns
CS _{INx} to CS _{OUTx} at rising edge	T _{CSH}			125	200	ns
CS _{INx} to CS _{OUTx} at falling edge	T _{CSL}			75	150	ns
V _{IN} sensitivity	T _{SEN}		1	5	20	μs
Logic Transition Times on all Output Pins	T _{TR}	Load 10 kΩ, 50 pF		30	100	ns
Power-on Reset delay	T _{POR}	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Watchdog Time	T _{WD}	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Open Window Percentage	OWP			±0.2 T _{WD}		
Closed Window Time	T _{CW}			0.8T _{WD}		
	T _{CW}	$R_{EXT} = 115 k\Omega, \pm 1\%$	72	80	88	ms
Open Window Time	Tow			0.4 T _{WD}		
	Tow	$R_{EXT} = 115 \mathrm{k}\Omega, \pm 1\%$	36	40	44	ms
Watchdog Reset Pulse	T _{WDR}			T _{WD} /40		1
	T _{WDR}	$R_{EXT} = 115 \mathrm{k}\Omega, \pm 1\%$		2.5		ms
T _{CL} Input Pulse Width	T _{TCL}		150			ns

Table 4


Timing Waveforms

Watchdog Timeout Period







Chip Select



Voltage Monitoring




Timer Reaction






Combined Voltage and Timer Reaction



Block Diagram





Pin Description

Pin	Name	Function
1	CS _{OUT3}	Push-pull active low chip select output 3
2	CS _{OUT2}	Push-pull active low chip select output 2
3	CS _{OUT1}	Push-pull active low chip select output 1
4	EN	Push-pull active low enable output
5	RES	Open drain active low reset output.
		RES must be pulled up to V _{DD} even
1		ifunused
6	TCL	Watchdog timer clear input signal
7	V_{SS}	GND terminal
8	NC	No connection
9	V_{DD}	Voltage supply
10	R	R _{EXT} input for RC oscillator tuning
11	VIN	Voltage comparator input
12	CS _{IN1}	Chip select input 1
13	CS _{IN2}	Chip select input 2
14	CS _{IN3}	Chip select input 3

Table 5

Functional Description

V_{IN} Monitoring

The power-on reset and the power-down reset are generated as a response to the external voltage level on the $V_{\rm IN}$ input. The external voltage level is typically obtained from a voltage divider as shown in Fig. 10. The user defines an external voltage divider to set the desired threshold level for power-on reset and power-down reset in his system. The internal comparator reference voltage is typically 1.17 V.

At power-up the reset output (RES) is held low (see Fig. 6). When V_{IN} becomes greater than V_{REF} , the RES output is held low for an additional power-on reset (POR) delay which is equal to the watchdog time T_{WD} (typically 100 ms with an external resistor of 115 k Ω connected at R pin). The POR delay prevents repeated toggling of RES even if V_{IN} and the INPUT voltage drops out and recovers. The POR delay allows the microprocessor's crystal oscillator to start and stabilize and ensures correct recognition of the reset signal to the microprocessor.

The RES output goes active low generating the power-down reset whenever V_{IN} falls below V_{REF} . The sensitivity or reaction time of the internal comparator to the voltage level on V_{IN} is typically 5 μ s.

Voltage Window

The reset output (RES) is inactive when V_{IN} is higher than V_{REF} and when V_{DD} is lower than V_{HIGH} . If V_{IN} is less than V_{REF} or V_{DD} higher than V_{HIGH} , the reset output goes active low (see Fig. 6).

Timer Programming

The on-chip oscillator needs an external resistor $R_{\rm EXT}$ connected between the R pin and $V_{\rm SS}$ (see Fig. 10). It allows the user to adjust the power-on reset (POR) delay, watchdog time $T_{\rm WD}$ and with this also the closed and open time windows as well as the watchdog reset

pulse width (T_{WD}/40).

- Watchdog reset:

With $R_{EXT} = 115 \text{ k}\Omega$, the typical delays are:

- Power-on reset delay: T_{POR} is 100 ms - Watchdog time: T_{WD} is 100 ms

-Watchdog time:
 -Closed window:
 -Open window:
 T_{CW} is 80 ms
 T_{OW} is 40 ms

Note the current consumption increases as the frequency increases.

T_{WDR} is 2.5 ms

Watchdog Timeout Period Description

The watchdog timeout period is divided into two parts, a "closed" window and an "open" window (see Fig. 4) and is defined by two parameters, T_{WD} and the Open Window Percentage (OWP).

The closed window starts just after the watchdog timer resets and is defined by $T_{\text{CW}} = T_{\text{WD}} - \text{OWP}\left(T_{\text{WD}}\right)$

The open window starts after the closed time window finishes and lasts till $T_{WD} + OWP (T_{WD})$. The open window time is defined by $T_{OW} = 2 \times OWP (T_{WD})$.

For example if $T_{WD}=100~\text{ms}$ (actual value) and OWP = \pm 20% this means the closed window lasts during first the 80 ms ($T_{CW}=80~\text{ms}=100~\text{ms}-0.2$ (100 ms)) and the open window the next 40 ms ($T_{OW}=2~\text{x}~0.2$ (100 ms) = 40 ms). The watchdog can be serviced between 80 ms and 120 ms after the timer reset. However as the time base is \pm 10% accurate, software must use the following formula for servicing signal \overline{TCL} during the open window: Typically $R_{EXT}~\text{x}~0.87$ where R_{EXT} is in k Ω for T_{WD} in ms (the formula is valid for $R_{EXT} \geq 70~\text{k}\Omega$). For example, if $R_{EXT}=115~\text{k}\Omega$, then $T_{WD}=100~\text{ms} \pm 10\%$ and the useful open window limits for software are 90 to 110 ms.

Timer Clearing and RES Action

The watchdog circuit monitors the activity of the processor. If the user's software does not send a pulse to the $\overline{\text{TCL}}$ input within the programmed open window timeout period, a short watchdog $\overline{\text{RES}}$ pulse is generated which is equal to $T_{\text{WD}}/40 = 2.5$ ms typically (see Fig. 7).

With the open window constraint, new security is added to conventional watchdogs by monitoring both software cycle time and execution. Should software clear the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution), it will cause the system to be reset. If the software is stuck in a loop which includes the routine to clear the watchdog, a conventional watchdog will not reset the system even though the software is malfunctioning; the V 6173 will generate a system reset because the watchdog is cleared too quickly.

If no \overline{TCL} pulse is applied before the closed and open windows expire, \overline{RES} will start to generate square waves of period ($T_{CW} + T_{OW} + T_{WDR}$). The watchdog will remain in this state until the next \overline{TCL} falling edge appears during an open window, or until a fresh power-up sequence. The system enable output, \overline{EN} , can be used to prevent critical control functions being activated in the event of the system going into this failure mode (see section "Enable - \overline{EN}) Output").

The \overline{RES} output must be pulled up to V_{DD} even if the output is not used by the system (see Fig. 10).



Combined Voltage and Timer Action


The combination of voltage and timer actions is illustrated by the sequence of events shown in Fig. 8. On powerup, when the voltage at V_{IN} reaches V_{REF} , the power-onreset, POR, delay is initialized and holds RES active for the time of the POR delay. A TCL pulse will have no effect until this power-on-reset delay is completed. After the POR delay has elapsed, RES goes inactive and the watchdog timer starts acting. If no TCL pulse occurs, RES goes active low for a short time T_{WDR} after each closed and open window period. A TCL pulse coming during the open window clears the watchdog timer. When the TCL pulse occurs too early (during the closed window), RES goes active and a new timeout sequence starts. A voltage drop below the V_{REF} level for longer than typically 5 µs, overrides the timer and immediately forces RES active and EN inactive. Any further TCL pulse has no effect until the next power-up sequence has completed.

Enable - EN Output

started after a reset condition).


The system enable output, EN, is inactive always when RES is active and remains inactive after a RES pulse until the watchdog is serviced correctly 3 consecutive times (ie. the TCL pulse must come in the open window). After three consecutive services of the watchdog with TCL during the open window, the EN goes active low. A malfunctioning system would be repeatedly reset by the watchdog. In a conventional system critical motor controls could be energized each time reset goes inactive (time allowed for the system to restart) and in this way the electrical motors driven by the system could function out of control. The V 6173 prevents the above failure mode by using the EN output to disable the motor controls until software has successfully cleared the watchdog three times (ie. the system has correctly re-

Typical Application







T_{WD} versus Temperature at 5 V




T_{WD} versus R at 5 V






 $\rm T_{WD}$ versus R at $\rm T_A = +25^{\circ}C$














$\rm T_{WD}$ versus $\rm V_{DD}$ at $\rm T_A = +70^{\circ} C$




 T_{WD} versus R at $T_A = +70^{\circ} C$



 T_{WD} versus V_{DD} at $T_A = -40^{\circ} C$




 T_{WD} versus R at $T_A = -40^{\circ}C$






Package and Ordering Information

Dimensions of DIP14 Package



Dimensions of SO14 Package



Ordering Information

The V 6173 is available in the following packages:

Type Package V 6173 14P DIP14 V 6173 14S SO14

When ordering please specify complete part number.





Table of	of Contents	Page
H 6052 V 6300	Power Surveillance with Timeout	
V 6310	Accurate Voltage Window Surveillance with Timeout	7 - 11
V 6320 V 6330	Accurate Power Surveillance with Timeout	7 - 15
. 0000	with Timeout	7-19



Smart Reset

Features

- Proper microprocessor restart after power up
- Processor reset at power down
- On-chip oscillator gives a typical POR of 160 ms
- Reset output working down to below 1.6 V
- No external components needed
- Very small mounting space
- TO-92 package
- SOT-223 package
- Sensitivity typically 10 µs

Description


The H 6052 is a CMOS device which monitors the supply voltage and controls the reset of the microprocessor. Upon the supply voltage rising above $V_{\text{TH ON}}$, the reset output, whether RES or $\overline{\text{RES}}$, will remain active (RES = 1, $\overline{\text{RES}}$ = 0) for an additional 160 ms. This allows the system voltage and the oscillator of the microprocessor system to stabilize before the system becomes fully active. When V_{DD} falls below $V_{TH OFF}$ the reset output goes active (RES = 1, $\overline{\text{RES}}$ = 0).

Applications


All microprocessor and microcontroller applications where an automatic restart of the microprocessor after power down is required:

- white goods
- brown goods
- automotive electronics
- industrial electronics

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Voltage at V _{DD} to GND	V _{DD}	-0.3 V to + 7 V
Voltage at RES or RES	V _{min}	GND - 0.3 V
Voltage at RES or RES	V _{max}	$V_{DD} + 0.3 V$
Storage temperature range	T _{STO}	-65° to +150°C

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	TA	-40		+85	°C
Positive supply voltage	V _{DD}	1.6		5.5	V

Table 2

Electrical Characteristics

 $V_{DD}=5.0~V\pm10\%, T_{A}=-40~to~+85^{\circ}C,$ unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply current	I _{DD}	RES or RES open		80	140	μΑ
Supply voltage: Power on threshold* Power off threshold*	V _{THON}	T _A = +25°C T _A = +25°C	3.6 2.8*	4 3.2*	4.4 3.6*	V
RES output high level RES output low level RES output low level	V _{OH} V _{OL} V _{OL}	$ \begin{vmatrix} I_{OH} = 2 \text{ mA} \\ V_{DD} = 3.5 \text{ V}, I_{OL} = 2 \text{ mA} \\ V_{DD} = 1.6 \text{ V}, I_{OL} = 400 \mu\text{A} \end{vmatrix} $	V _{DD} -0.4		0.4 0.4	V V
RES output low level RES output high level RES output high level	V _{OL} V _{OH} V _{OH}	$ \begin{vmatrix} I_{OL} = 4 \text{ mA} \\ V_{DD} = 3.5 \text{ V}, I_{OH} = 1.5 \text{ mA} \\ V_{DD} = 1.6 \text{ V}, I_{OH} = 80 \mu\text{A} \end{vmatrix} $			0.4	V V V

^{*} V_{THON} is related to V_{THOFF} . Typically, $V_{THOFF} = V_{THON} - 0.8 \text{ V}$

Table 3


Timing Characteristics

 $V_{DD} = 5 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } +85^{\circ}\text{C}$, unless otherwise specified


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Power on reset	t _{POR}		70		350	ms
Power on reset	t _{POR}	$T_A = 25^{\circ}C$	100	160	250	ms



Timing Waveforms



Block Diagram



Pin Description

TO-92

Pin	Name	Function
1	GND	Supply GND
2	RESor	Reset output (H 6052 1)
1	RES	Reset output (H 60522)
3	V _{DD}	Positive supply

Table 5


SOT-223

Pin	Name	Function
1	GND	Supply ground
2	V _{DD}	Positive supply
3	RES or RES	Reset output (H 6052 1) Reset output (H 6052 2)
4	NC	No connection (pin 4 connected internally to pin 2)




Typical Applications

Power On Reset




Package and Ordering Information

Dimensions of TO-92 Package



Dimensions of SOT-223 Package



Ordering Information

The H 6052 is available in the following packages:

 Part number:
 Package:

 H 6052 1
 1'O-92
 Reset Output

 H 6052 1
 SOT-223
 Reset Output

 H 6052 2
 TO-92
 Reset Output

 H 6052 2
 SOT-223
 Reset Output

 Reset Output
 Reset Output

When ordering please specify complete part number and package.



Smart Reset

Features

- Clear microprocessor restart after power up
- Processor reset at power down
- Reset output guaranteed down to V_{DD} = 1 V
- Low power consumption: typ. 3 μ A at $V_{DD} = 5 \text{ V}$
- On-chip oscillator
- No external components required
- Push-pull or Open drain output
- TO-92 and SOT-223 packages
- Pin compatible with DS 1233 A in TO-92

Description


The V 6300 monitors the supply voltage of any electronic systems, and generates the appropriate Reset signal. The threshold defines the minimum allowed voltage which guarantees the good functionality of the system. As long as V_{DD} stays upside this voltage level, the output stays inactive. If V_{DD} drops below V_{TH} , the output gets active. When V_{DD} rises above V_{TH} , the output remains active for an additional 50 ms (typ.). This allows the system to stabilize before getting fully active. The threshold voltage may be obtained in different versions: 2 V, 2.4 V, 2.8 V, 3.5 V. 4 V, 4.5 V.

Applications


All microprocessor applications where an automatic restart is required:

- White / Brown goods
- Automotive electronics
- Industrial electronics
- Telecom systems
- Hand-held systems

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Voltage at V _{DD} to V _{SS}	V_{DD}	-0.3 V to +10 V
Min. voltage at RES or RES	V _{min}	$V_{SS} - 0.3 V$
Max. voltage at RES or RES	V _{max}	$V_{DD} + 0.3 V$
Storage temperature range	T _{STO}	-65° to +150°C

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	TA	-40		+85	°C
Positive supply voltage	V _{DD}	1		8	٧

Table 2

Electrical Characteristics

 $T_A = -40 \text{ to } +85^{\circ}\text{C}$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Min. at 25°C	Тур.	Max. at 25°C	Max.	Units
Supply current1)	I _{DD}	$V_{DD} = 2 V$			1.5	2.1	3.1	μΑ
	I _{DD}	$V_{DD} = 5 V$			3	3.9	5.7	μA
	I _{DD}	$V_{DD} = 8 V$			5.2	6.8	10	μΑ
Threshold voltage	V_{TH}	Version: A, G, M	1.77	1.84	1.95	2.04	2.17	V
	V _{TH}	Version: B, H, N	2.09	2.18	2.32	2.41	2.55	V
	V_{TH}	Version: C, I, O	2.48	2.59	2.73	2.86	3.03	V
	V_{TH}	Version: D, J, P	3.11	3.23	3.42	3.59	3.80) V
	V_{TH}	Version: E, K, Q	3.55	3.70	3.88	4.08	4.32	V
	V _{TH}	Version: F, L, R	4.05	4.22	4.42	4.67	4.95	V
Threshold hysteresis	V _{HYS}				25			mV
RES Output Low Level	V _{OL}	$V_{DD} = 5 \text{ V}, I_{OI} = 8 \text{ mA}$			175		400	mV
•	Vol	$V_{DD} = 3 \text{ V}, I_{OL} = 4 \text{ mA}$			140		300	mV
	V _{OL}	$V_{DD} = 1 \text{ V}, I_{OL} = 50 \mu\text{A}$			20		90	mV
RES Output High Level	V _{OH}	$V_{DD} = 5 \text{ V}, I_{OH} = -8 \text{ mA}$	4.3		4.5			V
	V _{OH}	$V_{DD} = 3 V, I_{OH} = -4 mA$	2.3	1 1	2.6			V
	V _{OH}	$V_{DD} = 1 \text{ V}, I_{OH} = -100 \mu\text{A}$	850		950			mV
Output leakage current2)	I _{LEAK}	$V_{DD} = 8 V$			0.05		1	μΑ

¹⁾ RES or RES open

Timing Characteristics

 $V_{DD} = 5 \text{ V}, T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified}$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Power on Reset time	t _{POR}		25	50	75	ms
Sensitivity ³⁾	t _{SEN}	for $V_{DD} = 5 \text{ V to } 3 \text{ V in } 5 \mu \text{s}$	20	0.8 · t _R		μs
Reaction time ³⁾	t _R	for $V_{DD} = 5 \text{ V to } 3 \text{ V in } 5 \mu \text{s}$	22	75	150	μs


³⁾ Tested on versions with V_{TH} higher than 3 V

Table 4


²⁾ Only for Open drain versions



Timing Waveforms



Block Diagram



Pin Description

TO-92

Pin	Name	Function
1	V _{DD}	Positive Supply
2	RES or RES	Reset output
3	V _{SS}	Supply ground

SOT-223

Pin	Name	Function
1	RES or RES	Reset output
2	V _{SS}	Supply ground
3	V _{DD}	Positive Supply
4*	V_{SS}	Supply ground


Table 5

* Internally connected to pin 2



Package and Ordering Information

Dimensions of TO-92 Package



Ordering Information

The V 6300 is available with Push-pull or Open drain output stage and Reset active low or high.

Ordering form: V 6300 < version letter > < packaging >

Example: Smart reset with: - Reset active low


- Open drain output

- 2.8 V threshold - TO-92 package

V 6300 O TO-92

When ordering, please specify the complete part number.

Dimensions of SOT-223 Package



Version letter definition

Output stage	Threshold Voltage [V]							
	2.0	2.4	2.8	3.5	4	4.5		
Push-pull, Reset active low	Α*	В*	C*	D*	E*	F*		
Push-pull, Reset active high		Н*	1	J*	K*	L*		
Open drain, Reset active low	М*	N*	0	Ρ	Q*	R*		

^{*} and Chip form, on request



Smart Reset

Features

- Voltage Window monitoring
- Clear microprocessor restart after power up
- Processor reset at power down
- Reset output guaranteed down to V_{DD} = 1 V
- Low power consumption: typ. 3 μ A at $V_{DD} = 5 \text{ V}$
- On-chip oscillator
- No external components required
- Push-pull or Open drain output
- TO-92 and SOT-223 packages
- Pin compatible with DS 1233 A in TO-92

Description

The V 6310 monitors the supply voltage of any electronic systems, and generates the appropriate Reset signal. The gap between the two thresholds defines the allowed voltage range. As long as $V_{\rm DD}$ stays inside this voltage window, the output stays inactive. If $V_{\rm DD}$ drops below $V_{\rm THlow}$ or rises above $V_{\rm THlogh}$, the output gets active. When $V_{\rm DD}$ enters into the allowed range, the output remains active for an additional 50 ms (typ.). This allows the system to stabilize before getting fully active. The lower threshold voltage may be obtained in different versions:


2.0 V to 6 V 2.4 V to 6 V 2.8 V to 6 V 3.5 V to 6 V 4.0 V to 6 V 4.5 V to 6 V

Applications


Any microprocessor application where an automatic restart is required:

- White / Brown goods
- Automotive electronics
- Industrial electronics
- Telecom systems
- Hand-held systems

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Voltage at V _{DD} to V _{SS}	V _{DD}	-0.3 V to +10 V
Min. voltage at RES or RES	V _{min}	V _{SS} -0.3 V
Max. voltage at RES or RES	V _{max}	$V_{DD} + 0.3 V$
Storage temperature range	T _{STO}	-65° to +150°C

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	T _A	-40		+85	°C
Positive supply voltage	V_{DD}	1		8	٧

Table 2

Electrical Characteristics

 $T_A = -40 \text{ to } +85^{\circ}\text{C}$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Min. at 25°C	Тур.	Max. at 25°C	Max.	Units
Supply current1)	I _{DD}	$V_{DD} = 2 V$			1.5	2.1	3.1	μΑ
	IDD	$V_{DD} = 5 V$			3	3.9	5.7	μΑ
	I _{DD}	$V_{DD} = 8 V$			5.2	6.8	10	μΑ
Threshold Low Voltage	V_{THlow}	Version: A, G, M	1.77	1.84	1.95	2.04	2.17	V
-	V_{THlow}	Version: B, H, N	2.09	2.18	2.32	2.41	2.55	V
	V_{THlow}	Version: C, I, O	2.48	2.59	2.73	2.86	3.03	V
	V_{THlow}	Version: D, J, P	3.11	3.23	3.42	3.59	3.80	V
	V_{THlow}	Version: E, K, Q	3.55	3.70	3.88	4.08	4.32	V
	V_{THlow}	Version: F, L, R	4.05	4.22	4.42	4.67	4.95	V
Threshold High Voltage	V_{THhigh}	,	5.58	5.79	6.10	6.42	6.82	V
Threshold hysteresis	V _{HYS}				25			mV
RES Output Low Level	V _{OL}	$V_{DD} = 5 \text{ V}, I_{OI} = 8 \text{ mA}$			175		400	mV
•	- V _{OL}	$V_{DD} = 3 \text{ V}, I_{OL} = 4 \text{ mA}$			140		300	mV
	V _{OL}	$V_{DD} = 1 \text{ V}, I_{OL} = 50 \mu\text{A}$			20	i i	90	mV
RES Output High Level	V_{OH}	$V_{DD} = 5 \text{ V}, I_{OH} = -8 \text{ mA}$	4.3		4.5			V
	V _{OH}	$V_{DD} = 3 V, I_{OH} = -4 mA$	2.3		2.6			V
	V _{OH}	$V_{DD} = 1 \text{ V}, I_{OH} = -100 \mu\text{A}$	850		950			mV
Output leakage current ²⁾	I _{LEAK}	$V_{DD} = 8 V$			0.05		1	μΑ

¹⁾ RES or RES open

Table 3

Timing Characteristics

 $V_{DD} = 5 \text{ V}, T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified}$


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Power on Reset time	t _{POR}		25	50	75	ms
Sensitivity around V _{THhigh}	t _{SENhigh}	for $V_{DD} = 5 \text{ V to } 7 \text{ V in } 5 \mu \text{s}$	18	0.8 · t _{Rhigh}		μS
Sensitivity around V _{THlow} ³⁾	t _{SENIOW}	for $V_{DD} = 5 \text{ V to } 3 \text{ V in } 5 \mu \text{s}$	20	0.8 · t _{Rlow}		μs
Reaction time around V _{THhigh}	t _{Rhigh}	for $V_{DD} = 5 \text{ V to } 7 \text{ V in } 5 \mu \text{s}$	20	.55	90	μS
Reaction time around V _{THlow} 3)	t _{Rlow}	for $V_{DD} = 5 \text{ V to } 3 \text{ V in } 5 \mu \text{s}$	22	75	150	μs

 $^{^{3)}}$ Tested on versions with V_{THlow} higher than 3 V


²⁾ Only for Open drain versions



Timing Waveforms



Block Diagram



Pin Description

TO-92

Pin	Name	Function
1	V _{DD}	Positive Supply
2	RES or RES	Reset output
3	V _{SS}	Supply ground

Table 5

SOT-223


Pin	Name	Function
1	RES or RES	Reset output
2	V _{ss}	Supply ground
3	V _{DD}	Positive Supply
4*	V _{SS} .	Supply ground

* Internally connected to pin 2



Package and Ordering Information

Dimensions of TO-92 Package



Ordering Information

The V 6310 is available with Push-pull or Open drain output stage and Reset active low or high.

Ordering form: V6310 < version letter > < packaging >


Example: Smart reset with: - Reset active low

- Open drain output
- 2.8 V threshold
- TO-92 package

V 6310 O TO-92

When ordering, please specify the complete part number.

Dimensions of SOT-223 Package



Version letter definition

Output stage	Threshold Voltage [V]							
	2.0	2.4	2.8	3.5	4	4.5		
Push-pull, Reset active low Push-pull, Reset active high Open drain, Reset active low	G*	B* H* N*	C* I* O	D* J* P*	E* K* Q*	F* L* R*		

^{*} and Chip form, on request



Smart Reset

Features

- Clear microprocessor restart after power up
- Processor reset at power down
- \blacksquare Reset output guaranteed down to $V_{DD} = 1 \text{ V}$
- Low power consumption: typ. 3 μ A at $V_{DD} = 5 \text{ V}$
- On-chip oscillator
- No external components required
- Push-pull or Open drain output
- TO-92 package
- Pin compatible with MC 33064

Description


The V 6320 monitors the supply voltage of any electronic systems, and generates the appropriate Reset signal. The threshold defines the minimum allowed voltage which guarantees the good functionality of the system. As long as $V_{\rm DD}$ stays upside this voltage level, the output stays inactive. If $V_{\rm DD}$ drops below $V_{\rm TH}$, the output gets active. When $V_{\rm DD}$ rises above $V_{\rm TH}$, the output remains active for an additional 50 ms (typ.). This allows the system to stabilize before getting fully active. The threshold voltage may be obtained in different versions: 2 V, 2.4 V, 2.8 V, 3.5 V, 4 V, 4.5 V.

Applications


All microprocessor applications where an automatic restart is required:

- White / Brown goods
- Automotive electronics
- Industrial electronics
- Telecom systems
- Hand-held systems

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Voltage at V _{DD} to V _{SS} Min. voltage at RES or RES Max. voltage at RES or RES Storage temperature range	$egin{array}{c} egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}{c} \egin{array}$	$-0.3 \text{ V to} + 10 \text{ V}$ $V_{SS} - 0.3 \text{ V}$ $V_{DD} + 0.3 \text{ V}$ -65° to $+150^{\circ}$ C

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	TA	-40		+85	°C
Positive supply voltage	V _{DD}	1		8	V

Table 2

Electrical Characteristics

 $T_A = -40$ to +85°C, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Min. at 25°C	Тур.	Max. at 25°C	Max.	Units
Supply current1)	I _{DD}	$V_{DD} = 2 V$			1.5	2.1	3.1	μΑ
	I _{DD}	$V_{DD} = 5 V$			3	3.9	5.7	μΑ
	I _{DD}	$V_{DD} = 8 V$			5.2	6.8	10	μΑ
Threshold voltage	V_{TH}	Version: A, G, M	1.77	1.84	1.95	2.04	2.17	V
-	V_{TH}	Version: B, H, N	2.09	2.18	2.32	2.41	2.55	V
	V_{TH}	Version: C, I, O	2.48	2.59	2.73	2.86	3.03	V
	V_{TH}	Version: D, J, P	3.11	3.23	3.42	3.59	3.80	V
	V _{TH}	Version: E, K, Q	3.55	3.70	3.88	4.08	4.32	V
	V_{TH}	Version: F, L, R	4.05	4.22	4.42	4.67	4.95	V
Threshold hysteresis	V _{HYS}				25			mV
RES Output Low Level	Vol	$V_{DD} = 5 V, I_{OI} = 8 \text{ mA}$			175		400	mV
•	V _{OL}	$V_{DD} = 3 \text{ V}, I_{OL} = 4 \text{ mA}$			140		300	mV
	V_{OL}	$V_{DD} = 1 \text{ V}, I_{OL} = 50 \mu\text{A}$			20		90	m∨
RES Output High Level	V _{OH}	$V_{DD} = 5 V, I_{OH} = -8 \text{mA}$	4.3		4.5			V
_	V _{OH}	$V_{DD} = 3 \text{ V}, I_{OH} = -4 \text{ mA}$	2.3		2.6			V
	V_{OH}	$V_{DD} = 1 V, I_{OH} = -100 \mu A$	850		950			mV
Output leakage current2)	I _{LEAK}	$V_{DD} = 8 V$			0.05		1	μΑ

¹⁾ RES or RES open

Table 3

Timing Characteristics

 $V_{DD} = 5 \text{ V}, T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified}$


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Power on Reset time	t _{POR}		25	50	75	ms
Sensitivity ³⁾	t _{SEN}	for $V_{DD} = 5 \text{ V to } 3 \text{ V in } 5 \mu \text{s}$	20	0.8 · t _R		μs
Reaction time ³⁾	t _R	for $V_{DD} = 5 \text{ V to } 3 \text{ V in } 5 \mu \text{s}$	22	75	150	μs

³⁾ Tested on versions with V_{TH} higher than 3 V


²⁾ Only for Open drain versions



Timing Waveforms



Block Diagram



Pin Description


TO-92

Pin	Name	Function
1	RES or RES	Reset output
2	V _{DD}	Positive Supply
3	V _{SS}	Supply ground



Package and Ordering Information

Dimensions of TO-92 Package



Ordering Information

The V 6320 is available with Push-pull or Open drain output stage and Reset active low or high.

Ordering form: V 6320 < version letter > < packaging >

Example: Smart reset with: - Reset active low

- Open drain output

- 4.5 V threshold

- TO-92 package V 6320 R TO-92

When ordering, please specify the complete part number.

Version letter definition

Output stage	Threshold Voltage [V]							
	2.0	2.4	2.8	3.5	4	4.5		
Push-pull, Reset active low Push-pull, Reset active high Open drain, Reset active low	G*	B* H* N*	C* I* O*	D* J* P	E* K* Q*	F* L* R		

^{*} and Chip form, on request



Smart Reset

Features

- Voltage Window monitoring
- Clear microprocessor restart after power up
- Processor reset at power down
- \blacksquare Reset output guaranteed down to $V_{DD} = 1 \text{ V}$
- Low power consumption: typ. 3 μ A at $V_{DD} = 5 \text{ V}$
- On-chip oscillator
- No external components required
- Push-pull or Open drain output
- TO-92 package
- Pin compatible with MC 33064

Description

The V 6330 monitors the supply voltage of any electronic systems, and generates the appropriate Reset signal. The gap between the two thresholds defines the allowed voltage range. As long as $V_{\rm DD}$ stays inside this voltage window, the output stays inactive. If $V_{\rm DD}$ drops below $V_{\rm THlow}$ or rises above $V_{\rm Thlhigh}$, the output gets active. When $V_{\rm DD}$ enters into the allowed range, the output remains active for an additional 50 ms (typ.). This allows the system to stabilize before getting fully active. The lower threshold voltage may be obtained in different versions:


2.0 V to 6 V 2.4 V to 6 V 2.8 V to 6 V 3.5 V to 6 V 4.0 V to 6 V 4.5 V to 6 V

Applications


Any microprocessor application where an automatic restart is required:

- White / Brown goods
- Automotive electronics
- Industrial electronics
- Telecom systems
- Hand-held systems

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Voltage at V _{DD} to V _{SS}	V _{DD}	-0.3 V to +10 V
Min. voltage at RES or RES	V _{min}	V _{SS} -0.3 V
Max. voltage at RES or RES	V _{max}	V _{DD} +0.3 V
Storage temperature range	T _{STO}	-65° to +150°C

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	TA	-40		+85	°C
Positive supply voltage	V _{DD}	1	1	8	V

Table 2

Electrical Characteristics

 $T_A = -40 \text{ to } +85^{\circ}\text{C}$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Min. at 25°C	Тур.	Max. at 25°C	Max.	Units
Supply current ¹⁾	I _{DD}	V _{DD} = 2 V			1.5	2.1	3.1	μΑ
	I _{DD}	$V_{DD} = 5 V$			3	3.9	5.7	μΑ
	IDD	$V_{DD} = 8 V$			5.2	6.8	10	μA
Threshold Low Voltage	V_{THlow}	Version: A, G, M	1.77	1.84	1.95	2.04	2.17	V
	V _{THIOW}	Version: B, H, N	2.09	2.18	2.32	2.41	2.55	V
	V_{THlow}	Version: C, I, O	2.48	2.59	2.73	2.86	3.03	V
	V_{THlow}	Version: D, J, P	3.11	3.23	3.42	3.59	3.80	V
	V_{THlow}	Version: E, K, Q	3.55	3.70	3.88	4.08	4.32	V
	V_{THlow}	Version: F, L, R	4.05	4.22	4.42	4.67	4.95	V
Threshold High Voltage	V_{THhigh}		5.58	5.79	6.10	6.42	6.82	V
Threshold hysteresis	V_{HYS}				25			mV
RES Output Low Level	Vol	$V_{DD} = 5 \text{ V}, I_{OL} = 8 \text{ mA}$			175		400	mV
	Vol	$V_{DD} = 3 \text{ V}, I_{OL} = 4 \text{ mA}$			140		300	mV
	V _{OL}	$V_{DD} = 1 \text{ V}, I_{OL} = 50 \mu\text{A}$			20		90	mV
RES Output High Level	V _{OH}	$V_{DD} = 5 \text{ V}, I_{OH} = -8 \text{ mA}$	4.3		4.5			V
	V_{OH}	$V_{DD} = 3 \text{ V}, I_{OH} = -4 \text{ mA}$	2.3		2.6			V
	V _{OH}	$V_{DD} = 1 \text{ V}, I_{OH} = -100 \mu\text{A}$	850		950			mV
Output leakage current ²⁾	I _{LEAK}	$V_{DD} = 8 V$			0.05		1	μΑ

¹⁾ RES or RES open

Table 3

Timing Characteristics

 $V_{DD} = 5 \text{ V}, T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified}$


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Power on Reset time	t _{POR}		25	50	75	ms
Sensitivity around V _{THhigh}	t _{SENhigh}	for $V_{DD} = 5 \text{ V to } 7 \text{ V in } 5 \mu \text{s}$	18	0.8 · t _{Rhigh}		μs
Sensitivity around V _{THlow} ³⁾	t _{SENlow}	for $V_{DD} = 5 \text{ V to } 3 \text{ V in } 5 \mu \text{s}$	20	0.8 · t _{Blow}		μs
Reaction time around V _{THhigh}	t _{Rhigh}	for $V_{DD} = 5 \text{ V to } 7 \text{ V in } 5 \mu \text{s}$	20	.55	90	μs
Reaction time around V _{THlow} ³⁾	t _{Rlow}	for $V_{DD} = 5 \text{ V to } 3 \text{ V in } 5 \mu \text{s}$	22	75	150	μs

 $^{^{3)}}$ Tested on versions with V_{THlow} higher than 3 V


²⁾ Only for Open drain versions



Timing Waveforms



Block Diagram



Pin Description

TO 92


Pin	Name	Function
1	RESorRES	Reset output
2	V _{DD}	Positive Supply
3	V _{SS}	Supply ground

Table 5



Package and Ordering Information

Dimensions of TO-92 Package



Ordering Information

The V 6330 is available with Push-pull or Open drain output stage and Reset active low or high.

Ordering form: V 6330 < version letter > < packaging >

Example: Smart reset with: - Reset active low

- Open drain output

- 3.5 V threshold - TO-92 package

V 6330 P TO-92

When ordering, please specify the complete part number.

Version letter definition

Output stage		Threshold Voltage [V]								
	2.0	2.4	2.8	3.5	4	4.5				
Push-pull, Reset active low	Α*	В*	C*	D*	E*	F*				
Push-pull, Reset active high	G*] н*	*	J*	K*	L*				
Open drain, Reset active low	М*	N*	0*	Р	Q*	R*				

 $\ensuremath{^\star}$ and Chip form, on request

Table 6



Regulator and Surveillance Functions

Table o	of Contents	Page
A 6130	High Efficiency Linear Power Supply and Power Surveillance, Software Monitoring	8- 3
A 6133	High Efficiency Linear Power Supply and Power Surveillance, Software Monitoring with Chip Select	8 - 15
V 6139	Voltage Regulator, Power Surveillance Watchdog and Crystal Oscillator	8 - 27
A 6150	High Efficiency Linear Power Supply, Power Surveillance and Software Monitoring	8 - 35
A 6170	High Efficiency Linear Power Supply and Voltage Window Surveillance, Software Monitoring	8 - 47
A 6173	High Efficiency Linear Power Supply and Voltage Window Surveillance, Software Monitoring with Chip Select	8 - 59
A 6300	High Efficiency Linear Power Supply and Power Surveillance with Timeout	8-71





Regulator & Watchdog

Features

- Highly accurate 5 V, 100 mA guaranteed output
- Low dropout voltage, typically 250 mV at 100 mA
- Low quiescent current, typically 155 μA
- Standby mode, maximum current 240 µA (without load on OUTPUT)
- Unregulated DC input can withstand −20 V reverse battery and +60 V power transients
- Fully operational for unregulated DC input voltage up to 26 V and regulated output voltage down to 3.0 V
- Reset output guaranteed for regulated output voltage down to 1.2 V
- No reverse output current
- Very low temperature coefficient for the regulated output
- Current limiting
- Comparator for voltage monitoring, reset threshold 1.17V
- ± 1.5% voltage threshold tolerance at 25°C
- \blacksquare \pm 3% voltage threshold tolerance from -40 to $+70^{\circ}$ C
- Programmable reset voltage monitoring
- Programmable power on reset (POR) delay
- Watchdog with programmable time windows guarantees a minimum time and a maximum time between software clearing of the watchdog
- Time base accuracy ±10%
- System enable output offers added security
- TTL/CMOS compatible
- -40°C to +70°C temperature range
- DIP8 and SO8 packages


Description

The A 6130 offers a high level of integration by combining voltage regulation, voltage monitoring and software monitoring in an 8 lead package. The voltage regulator has a low dropout voltage (typ. 250 mV at 100 mA) and a low quiescent current (155 μ A). The quiescent current increases only slightly in dropout prolonging battery life. Built-in protection includes a positive transient absorber for up to 60 V (load dump) and the ability to survive an unregulated input voltage transient of -20 V (reverse battery). The input may be connected to ground or a reverse voltage without reverse current flow from the output to the input. A comparator monitors the voltage applied at the V_{IN} input comparing it with an internal 1.17 V reference. The power-on reset function is initialized after V_{IN} reaches 1.17 V and takes the reset output inactive after T_{POB} depending of external resistance. The reset output goes active low when the V_{IN} voltage is less than 1.17 V. The RES and EN outputs are guaranteed to be in a correct state for a regulated output voltage as low as 1.2 V. The watchdog function monitors software cycle time and execution. If software clears the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution) it will cause the system to be reset. The system enable output prevents critical control functions being activated until software has successfully cleared the watchdog three times. Such a security could be used to prevent motor controls being energized on repeated resets of a faulty system.


Applications

- Industrial electronics
- Cellular telephones
- Security systems
- Battery powered products
- High efficiency linear power supplies

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Continuous voltage at INPUT		
to V _{SS}	V _{INPUT}	-0.3 to +30 V
Transients on INPUT for		
t < 100 ms and duty cycle 1%	V _{TRANS}	-20 to +60 V
Max. voltage at any signal pin	V _{MAX}	OUTPUT+0.3V
Min. voltage at any signal pin	V _{MIN}	V _{ss} -0.3V
Storage temperature	T _{STO}	-65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V _{Smax}	1000V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating junction					
temperature	T _J	-40		+70	°C
INPUT voltage 1)	V_{INPUT}	3.36		26	٧
OUTPUT voltage 1)2)	V _{OUTPUT}	3.0	İ		V
RES & EN guaranteed 3)	VOUTPUT	1.2	ļ		٧
OUTPUT current 4)	I _{OUTPUT}			100	mA
Comparator input					
voltage	V _{IN}	0		V_{OUTPUT}	٧
RC-oscillator					
programming	R	10		1000	kΩ
Thermal resistance from					
junction to ambient 5)					
- DIP8	R _{th(j-a)}			105	°C/W
- SO8	R _{th(j-a)}			160	°C/W

Table 2

- ¹⁾ Full operation guaranteed. To achieve the load regulation specified in Table 3 a 22 μ F capacitor or greater is required on the INPUT, see Fig. 8. The 22 μ F must have an effective resistance $\leq 5~\Omega$ and a resonant frequency above 500 kHz.
- ²⁾ A 10 μ F load capacitor and a 100 nF decoupling capacitor are required on the regulator OUTPUT for stability. The 10 μ F must have an effective series resistance of \leq 5 Ω and a resonant frequency above 500 kHz.
- 3) RES must be pulled up externally to V_{OLITPUT} even if it is unused. (Note: RES and EN are used as inputs by EM test.)
- 4) The OUTPUT current will not apply for all possible combinations of input voltage and output current. Combinations that would require the A 6130 to work above the maximum junction temperature (70°C) must be avoided.
- 5) The thermal resistance specified assumes the package is soldered to a PCB.



Electrical Characteristics

 $V_{INPLIT} = 6.0 \text{ V}$, $C_{I} = 10 \mu\text{F} + 100 \text{ nF}$, $C_{INPLIT} = 22 \mu\text{F}$, $T_{J} = -40 \text{ to } +70 ^{\circ}\text{C}$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Supply current in standby mode	I _{SS}	$\begin{aligned} R_{EXT} &= don't care, TCL = V_{OUTPUT}, \\ V_{IN} &= 0 \text{ V}, I_{L} = 100 \mu\text{A} \end{aligned}$			240	μΑ
Supply current 1)	I _{SS}	$R_{EXT} = 100 \text{ k}\Omega, \text{ l/Ps at V}_{OUTPUT}, \\ O/Ps 1 \text{ M}\Omega \text{ to V}_{OUTPUT}, \text{ l}_{L} = 100 \mu\text{A}$		155	300	μΑ
Supply current 1)	I _{ss}	$R_{EXT} = 100 \text{ k}\Omega$, I/Ps at V_{OUTPUT} ,				
	1	O/Ps 1M Ω to V _{OUTPUT} , I _L = 100 mA		1.7	4.2	mA
Output voltage	V _{OUTPUT}	$I_L = 100 \mu\text{A}$	4.88		5.12	V
Output voltage	V _{OUTPUT}	$100 \mu\text{A} \le \text{I}_{\text{L}} \le 100 \text{mA},$				
		$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 70^{\circ}\text{C}$	4.85		5.15	V
Output voltage temperature		·				
coefficient 2)	V _{th(coeff)}			50	180	ppm/°C
Line regulation 3)	VLINE	$6 \text{ V} \leq \text{V}_{\text{INPUT}} \leq 26 \text{ V}, I_L = 1 \text{ mA},$				
g=	LINE	T ₁ = 70°C		0.2	0.5	%
Load regulation 3)	V _i	$100 \mu \text{A} \le l_1 \le 100 \text{mA}$		0.2	0.6	%
Dropout voltage 4)	V _{DROPOUT}	$I_t = 100 \mu\text{A}$		40	170	mV
Dropout voltage 4)	V _{DROPOUT}	I ₁ = 100 mA			420	mV
Dropout supply current	Iss	$V_{INPUT} = 4.5 \text{ V}, I_{I} = 100 \mu\text{A},$				
	1 55	$R_{EXT} = 100 \text{ k}\Omega$, O/Ps 1 M Ω to				
		V _{OUTPUT} , I/Ps at V _{OUTPUT}		300	560	μΑ
Thermal regulation 5)	V _{thr}	$T_1 = 25^{\circ}C, I_1 = 50 \text{ mA},$				
3	""	$V_{INPUT} = 26 \text{ V}, T = 10 \text{ ms}$		0.05	0.25	%/W
Current limit	I _{Lmax}	OUTPUT tied to V _{SS}			450	mA.
OUTPUT noise, 10Hz to 100kHz	V _{NOISE}			200		μV rms

 $\overline{3.0 \leq \text{V}_{\text{OUTPUT}}} \leq 5.5 \text{ V}, \text{ I}_{\text{L}} = 100 \text{ } \mu\text{A}, \text{ C}_{\text{L}} = 10 \text{ } \mu\text{F} + 100 \text{ nF}, \text{C}_{\text{INPUT}} = 22 \text{ } \mu\text{F}, \text{T}_{\text{J}} = -40 \text{ to} + 70^{\circ}\text{C}, \text{ unless otherwise specified}$

RES and EN						
Output Low Voltage	V _{OL}	$V_{OUTPUT} = 4.5 \text{ V}, I_{OL} = 20 \text{ mA}$		0.4	-	٧
	V _{OL}	$V_{OUTPUT} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$		0.2	0.4	V
	V _{OL}	$V_{OUTPUT} = 2.0 \text{ V}, I_{OL} = 4 \text{ mA}$		0.2	0.4	V
	V _{OL}	$V_{OUTPUT} = 1.2 V, I_{OL} = 0.5 mA$		0.06	0.2	V
EN						
Output High Voltage	V _{OH}	$V_{OUTPUT} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$	3.5	4.1		٧
	V _{OH}	$V_{OUTPUT} = 2.0 \text{ V}, I_{OH} = -100 \mu\text{A}$	1.8	1.9		V
	V _{OH}	$V_{OUTPUT} = 1.2 \text{ V}, I_{OH} = -30 \mu\text{A}$	1.0	1.1		٧
TCL and V _{IN}						
TCL Input Low Level	V _{IL}		V_{SS}		0.8	V
TCL Input High Level	V _{IH}		2.0		V _{OUTPUT}	V
Leakage current TCL input	l _u	$V_{SS} \le V_{TCL} \le V_{OUTPUT}$		0.05	1	μΑ
V _{IN} input resistance	R _{VIN}			100		Ω M
Comparator reference 6)7)	V _{REF}	$T_J = 25^{\circ}C$	1.148	1.170	1.200	٧
	V _{REF}	$-20^{\circ}\text{C} \le \text{T}_{\text{J}} \le 70^{\circ}\text{C}$	1.123		1.218	V
	V _{REF}		1.123		1.222	V
Comparator hysteresis 7)	V _{HY}			2		mV

Table 3

If INPUT is connected to V_{ss}, no reverse current will flow from the OUTPUT to the INPUT, however the supply current specified will be sank by the OUTPUT to supply the A 6130.

The OUTPUT voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

Regulation is measured at constant junction temperature using pulse testing with a low duty cycle. Changes in OUTPUT voltage due to heating effects are covered in the specification for thermal regulation.

The dropout voltage is defined as the INPUT to OUTPUT voltage differential at which the OUTPUT voltage drops 100 mV below its nominal measured at a 1 V differential.

Thermal regulation is defined as the change in OUTPUT voltage at a time. T after a change in power dissipation is applied, excluding load or line regulation effects. The comparator and the voltage regulator have separate voltage references (see "Block Diagram" Fig. 7).

The comparator reference is the power-down reset threshold. The power-on reset threshold equals the comparator reference voltage plus the comparator hysteresis (see Fig. 4).



Timing Characteristics


 $V_{\text{INPUT}} = 6.0 \text{ V}, I_{\text{L}} = 100 \,\mu\text{A}, C_{\text{L}} = 10 \,\mu\text{F} + 100 \,\text{nF}, C_{\text{INPUT}} = 22 \,\mu\text{F}, T_{\text{J}} = -40 \,\text{to} + 70^{\circ}\text{C}, \text{unless otherwise specified}$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays:						
TCL to Output Pins	T _{DIDO}			250	500	ns
V _{IN} sensitivity	T _{SEN}		1	5	20	μs
Logic Transition Times on all Output Pins	T _{TR}	Load 10 kΩ, 50 pF		30	100	ns
Power-on Reset delay	T _{POR}	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Watchdog Time	T _{WD}	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Open Window Percentage	OWP			±0.2 T _{WD}		
Closed Window Time	T _{CW}			0.8 T _{WD}		1
. '	T _{CW}	$R_{EXT} = 115 k\Omega, \pm 1\%$	72	80	88	ms
Open Window Time	Tow			0.4 T _{WD}		
	Tow	$R_{EXT} = 115 \mathrm{k}\Omega, \pm 1\%$	36	40	44	ms
Watchdog Reset Pulse	T _{WDR}			T _{WD} /40		1
	T _{WDR}	$R_{EXT} = 115 \mathrm{k}\Omega, \pm 1\%$		2.5		ms
T _{CL} Input Pulse Width	T _{TCL}		150			ns


Table 4

Timing Waveforms

Watchdog Timeout Period




Voltage Monitoring







Timer Reaction



Combined Voltage and Timer Reaction



Block Diagram





Pin Description

Pin	Name	Function
1	ĒN	Push-pull active low enable output
2	RES	Open drain active low reset output. RES must be pulled up to V _{OUTPUT} even if unused
3	TCL	Watchdog timer clear input signal
4	V_{SS}	GND terminal
5	INPUT	Voltage regulator input
6	OUTPUT	Voltage regulator output
7	R	R _{EXT} input for RC oscillator tuning
8	V _{IN}	Voltage comparator input

Table 5

Functional Description

Voltage Regulator

The A 6130 has a 5 V \pm 2%, 100 mA, low dropout voltage regulator. The low supply current (typ. 155 μ A) makes the A 6130 particularly suited to automotive systems then remain energized 24 hours a day. The input voltage range is 3.36 V to 26 V for operation and the input protection includes both reverse battery (negative transients up to 20 V below ground) and load dump (positive transients up to 60 V). There is no reverse current flow from the OUTPUT to the INPUT when the INPUT equals V_{SS}. This feature is important for systems which need to implement (with capacitance) a minimum power supply hold-up time in the event of power failure. To achieve good load regulation a 22 µF capacitor (or greater) is needed on the INPUT (see Fig. 8). Tantalum or aluminium electrolytics are adequate for the 22 μ F capacitor; film types will work but are relatively expensive. Many aluminium electrolytics have electrolytes that freeze at about -30°C, so tantalums are recommended for operation below -25°C. The important parameters of the 22 µF capacitor are an effective series resistance of \leq 5 Ω and a resonant frequency above 500 kHz.

A 10 μ F capacitor (or greater) and a 100 nF capacitor are required on the OUTPUT to prevent oscillations due to instability. The specification of the 10 μ F capacitor is as per the 22 μ F capacitor on the INPUT (see previous paragraph).

The A 6130 will remain stable and in regulation with no external load and the dropout voltage is typically constant as the input voltage fall to below its minimum level (see Table 2). These features are especially important in CMOS RAM keep-alive applications.

Care must be taken not to exceed the maximum junction temperature (+70°C). The power dissipation within the A 6130 is given by the formula:

$$P_{TOTAL} = (V_{INPUT} - V_{OUTPUT}) \cdot I_{OUTPUT} + (V_{INPUT}) \cdot I_{SS}$$

The maximum continuous power dissipation at a given temperature can be calculated using the formula:

$$P_{MAX} = (70^{\circ}C - T_{A}) / R_{th(i-a)}$$

where $R_{th(j-a)}$ is the thermal resistance from the junction to the ambient and is specified in Table 2. Note the $R_{lh(j-a)}$ given in Table 2 assumes that the package is soldered to a PCB. The above formula for maximum power dissipation assumes a constant load (ie. \geq 100 s). The transient thermal resistance for a single pulse is much lower than the continuous value. For example the A 6130 in DIP8 package will have an effective thermal resistance from the junction to the ambient of about 10°C/W for a single 100 ms pulse.

V_{IN} Monitoring

The power-on reset and the power-down reset are generated as a response to the external voltage level on the $V_{\rm IN}$ input. The external voltage level is typically obtained from a voltage divider as shown in Fig. 8. The user uses the external voltage divider to set the desired threshold level for power-on reset and power-down reset in his system. The internal comparator reference voltage is typically 1.17 V.

At power-up the reset output ($\overline{\text{RES}}$) is held low (see Fig. 4). After INPUT reaches 3.36 V (and so OUTPUT reaches at least 3 V) and V_{IN} becomes greater than V_{REF}, the RES output is held low for an additional power-on-reset (POR) delay which is equal to the watchdog time T_{WD} (typically 100 ms with an external resistor of 115 k Ω connected at R pin). The POR delay prevents repeated toggling of $\overline{\text{RES}}$ even if V_{IN} and the INPUT voltage drops out and recovers. The POR delay allows the microprocessor's crystal oscillator time to start and stabilize and ensures correct recognition of the reset signal to the microprocessor.

The $\overline{\text{RES}}$ output goes active low generating the power-down reset whenever V_{IN} falls below V_{REF} . The sensitivity or reaction time of the internal comparator to the voltage level on V_{IN} is typically 5 μ s.

Timer Programming

The on-chip oscillator with an external resistor R_{EXT} connected between the R pin and V_{SS} (see Fig. 8) allows the user to adjust the power-on reset (POR) delay, watchdog time T_{WD} and with this also the closed and open time windows as well as the watchdog reset pulse width $(T_{\text{Wr}}/40)$.

With $R_{EXT} = 115 \text{ k}\Omega$ typical values are:

Note the current consumption increases as the frequency increases.



Watchdog Timeout Period Description

The watchdog timeout period is divided into two parts, a "closed" window and an "open" window (see Fig. 3) and is defined by two parameters, T_{WD} and the Open Window Percentage (OWP).

The closed window starts just after the watchdog timer resets and is defined by $T_{\text{CW}} = T_{\text{WD}} - \text{OWP}(T_{\text{WD}}).$

The open window starts after the closed time window finishes and lasts till $T_{WD} + OWP(T_{WD})$. The open window time is defined by $T_{OW} = 2 \times OWP(T_{WD})$.

For example if $T_{WD}=100$ ms (actual value) and OWP = $\pm~20\%$ this means the closed window lasts during first the 80 ms ($T_{CW}=80$ ms = 100 ms -~0.2 (100 ms)) and the open window the next 40 ms ($T_{OW}=2~x.0.2$ (100 ms) = 40 ms). The watchdog can be serviced between 80 ms and 120 ms after the timer reset. However as the time base is $\pm~10\%$ accurate, software must use the following formula for servicing signal \overline{TCL} during the open window: Typically $R_{EXT}~x~0.87$ where R_{EXT} is in $k\Omega$ for T_{WD} in ms (the formula is valid for $R_{EXT} = 70~k\Omega$). For example, if $R_{EXT}=115~k\Omega$ then $T_{WD}=100$ ms $\pm~10\%$ and the useful open window limits for software are 90 to 110 ms.

Timer Clearing and RES Action

The watchdog circuit monitors the activity of the processor. If the user's software does not send a pulse to the \overline{TCL} input within the programmed open window timeout period a short watchdog \overline{RES} pulse is generated which is equal to $T_{WD}/40-2.5$ ms typically (see Fig. 5).

With the open window constraint new security is added to conventional watchdogs by monitoring both software cycle time and execution. Should software clear the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution) it will cause the system to be reset. If software is stuck in a loop which includes the routine to clear the watchdog then a conventional watchdog would not make a system reset even though software is malfunctioning; the A 6130 would make a system reset because the watchdog would be cleared too quickly.

If no \overline{TCL} signal is applied before the closed and open windows expire, \overline{RES} will start to generate square waves of period ($T_{CW} + T_{OW} + T_{WDR}$). The watchdog will remain in this state until the next \overline{TCL} falling edge appears during an open window, or until a fresh power-up se-

quence. The system enable output, \overline{EN} , can be used to prevent critical control functions being activated in the event of the system going into this failure mode (see section "Enable - \overline{EN} Output").

The $\overline{\text{RES}}$ output must be pulled up to V_{OUTPUT} even if the output is not used by the system (see Fig. 8).

Combined Voltage and Timer Action


The combination of voltage and timer actions is illustrated by the sequence of events shown in Fig. 6. On powerup, when the voltage at VIN reaches VREE, the power-onreset, POR, delay is initialized and holds RES active for the time of the POR delay. A TCL pulse will have no effect until this power-on-reset delay is completed. After the POR delay has elapsed, RES goes inactive and the watchdog timer starts acting. If no TCL pulse occurs, RES goes active low for a short time TwoR after each closed and open window period. A TCL pulse coming during the open window clears the watchdog timer. When the TCL pulse occurs too early (during the closed window), RES goes active and a new timeout sequence starts. A voltage drop below the V_{REF} level for longer than typically 5 µs overrides the timer and immediately forces RES active and EN inactive. Any further TCL pulse has no effect until the next power-up sequence has completed.

Enable - EN Output


The system enable output, EN, is inactive always when RES is active and remains inactive after a RES pulse until the watchdog is serviced correctly 3 consecutive times (ie. the TCL pulse must come in the open window). After three consecutive services of the watchdog with TCL during the open window, the EN goes active low. A malfunctioning system would be repeatedly reset by the watchdog. In a conventional system critical motor controls could be energized each time reset goes inactive (time allowed for the system to restart) and in this way the electrical motors driven by the system could function out of control. The A 6130 prevents the above failure mode by using the EN output to disable the motor controls until software has successfully cleared the watchdog three times (ie. the system has correctly restarted after a reset condition).



Typical Application




OUTPUT Current versus INPUT Voltage







Two versus Temperature at 5 V




T_{WD} versus R at 5 V



 T_{WD} versus V_{OUTPUT} at $T_J = +25^{\circ}C$




 T_{WD} versus R at $T_J = +25^{\circ}C$






 T_{WD} versus R at $T_J = +25^{\circ}C$







T_{WD} versus V_{OUTPUT} at $T_J = +70^{\circ} C$




 T_{WD} versus R at $T_J = +70^{\circ}$ C



 T_{WD} versus V_{OUTPUT} at $T_J = -40^{\circ}C$




 T_{WD} versus R at $T_J = -40^{\circ} C$






Package and Ordering Information

Dimensions of DIP8 Package



Dimensions of SO8 Package



Ordering Information

The A 6130 is available in the following packages:

Type Package A 6130 8P DIP8 A 6130 8S SO8

When ordering please specify complete part number.



Regulator & Watchdog

Features

- Highly accurate 5 V, 100 mA guaranteed output
- Low dropout voltage, typically 250 mV at 100 mA
- Low quiescent current, typically 155 µA
- Standby mode, maximum current 240 μA (without load on OUTPUT)
- Unregulated DC input can withstand -20 V reverse battery and +60 V power transients
- Fully operational for unregulated DC input voltage up to 26 V and regulated output voltage down to 3.0 V
- Reset output guaranteed for regulated output voltage down to 1.2 V
- No reverse output current
- Very low temperature coefficient for the regulated output
- Current limiting
- Comparator for voltage monitoring, reset threshold 1.17V
- ± 1.5% voltage threshold tolerance at 25°C
- \blacksquare \pm 3% voltage threshold tolerance from -40 to +70°C
- Programmable reset voltage monitoring
- Programmable power on reset (POR) delay
- Watchdog with programmable time windows guarantees a minimum time and a maximum time between software clearing of the watchdog
- Time base accuracy ±10%
- System enable output offers added security
- 3 chip select feed-thru circuit controlled by EN
- TTL/CMOS compatible
- -40°C to +70°C temperature range
- DIP14 and SO14 packages


Description

The A 6133 offers a high level of integration by combining voltage regulation, voltage monitoring and software monitoring in an 14 lead package. The voltage regulator has a low dropout voltage (typ. 250 mV at 100 mA) and a low quiescent current (155 μ A). The quiescent current increases only slightly in dropout prolonging battery life. Built-in protection includes a positive transient absorber for up to 60 V (load dump) and the ability to survive an unregulated input voltage transient of -20 V (reverse battery). The input may be connected to ground or a reverse voltage without reverse current flow from the output to the input. A comparator monitors the voltage applied at the VIN input comparing it with an internal 1.17 V reference. The power-on reset function is initialized after V_{IN} reaches 1.17 V and takes the reset output inactive after T_{POR} depending of external resistance. The reset output goes active low when the V_{IN} voltage is less than 1.17 V. The RES and EN outputs are guaranteed to be in a correct state for a regulated output voltage as low as 1.2 V. The watchdog function monitors software cycle time and execution. If software clears the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution) it will cause the system to be reset. The system enable output prevents critical control functions being activated until software has successfully cleared the watchdog three times. Such a security could be used to prevent motor controls being energized on repeated resets of a faulty system.


Applications

- Industrial electronics
- Cellular telephones
- Security systems
- Battery powered products
- High efficiency linear power supplies

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Continuous voltage at INPUT		
to V _{SS}	V _{INPUT}	-0.3 to +30 V
Transients on INPUT for		
t < 100 ms and duty cycle 1%	V _{TRANS}	-20 to +60 V
Max. voltage at any signal pin	V _{MAX}	OUTPUT+0.3V
Min. voltage at any signal pin	V _{MIN}	V _{SS} −0.3V
Storage temperature	T _{STO}	-65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V_{Smax}	1000V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating junction					
temperature	T _J	-40		+70	°C
INPUT voltage 1)	VINPUT	3.36		26	٧
OUTPUT voltage 1)2)	V _{OUTPUT}	3.0			٧
RES & EN guaranteed 3)	VOUTPUT	1.2			٧
OUTPUT current 4)	IOUTPUT			100	mA
Comparator input					
voltage	V _{IN}	0		V_{OUTPUT}	٧
RC-oscillator					
programming	R	10		1000	kΩ
Thermal resistance from				-	
junction to ambient 5)					
- DIP14	R _{th(j-a)}			100	°C/W
- SO14	R _{th(j-a)}			150	°C/W

Table 2

- ¹⁾ Full operation guaranteed. To achieve the load regulation specified in Table 3 a 22 μF capacitor or greater is required on the INPUT, see Fig. 9. The 22 μF must have an effective resistance ≤ 5 Ω and a resonant frequency above 500 kHz.
- ²⁾ A 10 μF load capacitor and a 100 nF decoupling capacitor are required on the regulator OUTPUT for stability. The 10 μF must have an effective series resistance of $\leq 5~\Omega$ and a resonant frequency above 500 kHz.
- 3) RES must be pulled up externally to V_{OUTPUT} even if it is unused. (Note: RES and EN are used as inputs by EM test.)
- 4) The OUTPUT current will not apply for all possible combinations of input voltage and output current. Combinations that would require the A 6133 to work above the maximum junction temperature (70°C) must be avoided.
- 5) The thermal resistance specified assumes the package is soldered to a PCB.



Electrical Characteristics

 $V_{INPUT}=6.0~V,~C_L=10~\mu F+100~nF,~C_{INPUT}=22~\mu F,~T_J=-40~to~+70^{\circ}C,~unless~otherwise~specified$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Supply current in standby mode	Iss	$R_{EXT} = don't care, TCL = V_{OUTPUT}$				
		$V_{IN} = 0 \text{ V}, I_{L} = 100 \mu\text{A}$!		240	μΑ
Supply current 1)	I _{ss}	$R_{EXT} = 100 \text{ k}\Omega$, I/Ps at V_{OUTPUT} ,				
		O/Ps 1 M Ω to V _{OUTPUT} , I _L = 100 μ A		155	300	μΑ
Supply current 1)	Iss	$R_{EXT} = 100 \text{ k}\Omega$, I/Ps at V_{OUTPUT} ,				
		O/Ps 1 M Ω to V _{OUTPUT} , I _L = 100 mA		1.7	4.2	mA
Output voltage	V _{OUTPUT}	$I_L = 100 \mu\text{A}$	4.88		5.12	. V
Output voltage	V _{OUTPUT}	$100 \mu\text{A} \le \text{I}_{\text{L}} \le 100 \text{mA},$				
		-40°C ≤ T _J ≤ 70°C	4.85		5.15	٧
Output voltage temperature						
coefficient 2)	V _{th(coeff)}			50	180	ppm/°C
Line regulation 3)	V _{LINE}	$6 \text{ V} \leq \text{V}_{\text{INPUT}} \leq 26 \text{ V}, \text{I}_{\text{L}} = 1 \text{ mA},$				
		T _J = 70°C		0.2	0.5	%
Load regulation 3)	V _L	$100 \mu\text{A} \le \text{I}_{\text{L}} \le 100 \text{mA}$		0.2	0.6	%
Dropout voltage 4)	V _{DROPOUT}	$I_L = 100 \mu\text{A}$		40	170	mV
Dropout voltage 4)	V _{DROPOUT}	I _L = 100 mA			420	mV
Dropout supply current	I _{SS}	$V_{INPUT} = 4.5 \text{ V}, I_L = 100 \mu\text{A},$				
		$R_{EXT} = 100 \text{ k}\Omega$, O/Ps 1 M Ω to				
		V _{OUTPUT} , I/Ps at V _{OUTPUT}		300	560	μΑ
Thermal regulation 5)	V _{thr}	$T_J = 25^{\circ}C, I_L = 50 \text{ mA},$				
		$V_{INPUT} = 26 \text{ V}, T = 10 \text{ ms}$		0.05	0.25	%/W
Current limit	I _{Lmax}	OUTPUT tied to V _{SS}			450	mA
OUTPUT noise, 10Hz to 100kHz	V _{NOISE}		4	200		μV rms

 $3.0 \le V_{OUTPUT} \le 5.5 \text{ V}$ L = 100 μ A $C_0 = 10 \mu$ F + 100 pF $C_{DUPUT} = 22 \mu$ F $T_0 = -40 \text{ to } +70 \text{ °C}$ unless otherwise specified

3.0 ≤ V _{OUTPUT} ≤ 3.3 V, I _L = 100 μA	υ[10 μι	1 100 m , Ο[Nβ0] — 22 μ1 , 1] — 4	10 10 1 70 C	, unicas or	ilei wise sp	coneu
RES, EN and CS _{OUT1/2/3}						
Output Low Voltage	V _{OL}	$V_{OUTPUT} = 4.5 \text{ V}, I_{OL} = 20 \text{ mA}$		0.4		٧
	VoL	$V_{OUTPUT} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$		0.2	0.4	٧
	V _{OL}	$V_{OUTPUT} = 2.0 \text{ V}, I_{OL} = 4 \text{ mA}$		0.2	0.4	٧
	V _{OL}	$V_{OUTPUT} = 1.2 \text{ V}, I_{OL} = 0.5 \text{ mA}$		0.06	0.2	V
EN and CS _{OUT1/2/3}						
Output High Voltage	V _{OH}	$V_{OUTPUT} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$	3.5	4.1		٧
	V _{OH}	$V_{OUTPUT} = 2.0 \text{ V}, I_{OH} = -100 \mu\text{A}$	1.8	1.9		٧
l	V _{OH}	$V_{OUTPUT} = 1.2 V, I_{OH} = -30 \mu A$	1.0	1.1		V
TCL, V _{IN} and CS _{IN1/2/3}						
TCL and CS _{IN1/2/3} Input Low Level	V _{IL}		V _{SS}		0.8	٧
TCL and CS _{IN1/2/3} Input High Level	V _{IH}		2.0		V _{OUTPUT}	٧
Leakage current TCL input	Iu	$V_{SS} \le V_{TCL} \le V_{OUTPUT}$		0.05	1	μΑ
V _{IN} input resistance	R _{VIN}			100		MΩ
Comparator reference 6)7)	V _{REF}	T _J = 25°C	1.148	1.170	1.200	٧
	V_{REF}	$T_J = -20^{\circ}\text{C to} + 70^{\circ}\text{C}$	1.123		1.218	V
	V_{REF}		1.123		1.222	V
Comparator hysteresis 7)	V_{HY}			2		mV

If INPUT is connected to V_{SS}, no reverse current will flow from the OUTPUT to the INPUT, however the supply current specified will be sank by the OUTPUT to supply the A 6133.

Table 3

The OUTPUT voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range. Regulation is measured at constant junction temperature using pulse testing with a low duty cycle. Changes in OUTPUT voltage due

to heating effects are covered in the specification for thermal regulation.

The dropout voltage is defined as the INPUT to OUTPUT voltage differential at which the OUTPUT voltage drops 100 mV below its nominal measured at a 1 V differential.

Thermal regulation is defined as the change in OUTPUT voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects.

The comparator and the voltage regulator have separate voltage references (see "Block Diagram" Fig. 8).

The comparator reference is the power-down reset threshold. The power-on reset threshold equals the comparator reference voltage plus the comparator hysteresis (see Fig. 5).



Timing Characteristics


 $V_{\text{INPUT}} = 6.0 \text{ V}, I_{\text{L}} = 100 \,\mu\text{A}, C_{\text{L}} = 10 \,\mu\text{F} + 100 \,\text{nF}, C_{\text{INPUT}} = 22 \,\mu\text{F}, T_{\text{J}} = -40 \,\text{to} + 70 \,^{\circ}\text{C}, \text{unless otherwise specified}$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays:						
TCL to Output Pins	T _{DIDO}			250	500	ns
CS _{INx} to CS _{OUTx} at rising edge	T _{CSH}			125	200	ns
CS _{INx} to CS _{OUTx} at falling edge	T _{CSL}			75	150	ns
V _{IN} sensitivity	T _{SEN}		1	5	20	μs
Logic Transition Times on all Output Pins	TTR	Load 10 kΩ, 50 pF		30	100	ns
Power-on Reset delay	T _{POR}	$R_{EXT} = 115 \mathrm{k}\Omega, \pm 1\%$	90	100	110	ms
Watchdog Time	T _{WD}	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Open Window Percentage	OWP			±0.2T _{WD}		
Closed Window Time	T _{CW}			0.8 T _{WD}		
	T _{CW}	$R_{EXT} = 115 k\Omega, \pm 1\%$	72	80	88	ms
Open Window Time	Tow			0.4 T _{WD}		
	Tow	$R_{EXT} = 115 \mathrm{k}\Omega, \pm 1\%$	36	40	44	ms
Watchdog Reset Pulse	T _{WDR}			T _{WD} /40		
	T _{WDR}	$R_{EXT} = 115 \mathrm{k}\Omega, \pm 1\%$		2.5		ms
T _{CL} Input Pulse Width	T _{TCL}		150			ns


Table 4

Timing Waveforms

Watchdog Timeout Period




Chip Select







Voltage Monitoring



Timer Reaction




Combined Voltage and Timer Reaction





Block Diagram



Pin Description

Pin	Name	Function
1	CS _{OUT3}	Push-pull active low chip select output 3
2	CS _{OUT2}	Push-pull active low chip select output 2
3	CS _{OUT1}	Push-pull active low chip select output 1
4	ĒN	Push-pull active low enable output
5	RES	Open drain active low reset output. RES must be pulled up to VOLITRUT
		even if unused
6	TCL	Watchdog timer clear input signal
7	V_{SS}	GND terminal
8	INPUT	Voltage regulator input
9	OUTPUT	Voltage regulator output
10	R	R _{EXT} input for RC oscillator tuning
11	V _{IN}	Voltage comparator input
12	CS _{IN1}	Chip select input 1
13	CS _{IN2}	Chip select input 2
14	CS _{IN3}	Chip select input 3

Table 5

Functional Description

Voltage Regulator

The A 6133 has a 5 V \pm 2%, 100 mA, low dropout voltage regulator. The low supply current (typ. 155 μ A) makes the A 6133 particularly suited to automotive systems

then remain energized 24 hours a day. The input voltage range is 3.36 V to 26 V for operation and the input protection includes both reverse battery (negative transients up to 20 V below ground) and load dump (positive transients up to 60 V). There is no reverse current flow from the OUTPUT to the INPUT when the INPUT equals Vss. This feature is important for systems which need to implement (with capacitance) a minimum power supply hold-up time in the event of power failure. To achieve good load regulation a 22 µF capacitor (or greater) is needed on the INPUT (see Fig. 9). Tantalum or aluminium electrolytics are adequate for the 22 µF capacitor; film types will work but are relatively expensive. Many aluminium electrolytics have electrolytes that freeze at about -30°C, so tantalums are recommended for operation below -25°C. The important parameters of the 22 µF capacitor are an effective series resistance of \leq 5 Ω and a resonant frequency above 500 kHz.

A 10 μ F capacitor (or greater) and a 100 nF capacitor are required on the OUTPUT to prevent oscillations due to instability. The specification of the 10 μ F capacitor is as per the 22 μ F capacitor on the INPUT (see previous paragraph).

The Å 6133 will remain stable and in regulation with no external load and the dropout voltage is typically constant as the input voltage fall to below its minimum level (see Table 2). These features are especially important in CMOS RAM keep-alive applications.

Care must be taken not to exceed the maximum junction



temperature $(+70^{\circ}C)$. The power dissipation within the A 6133 is given by the formula:

$$\begin{split} P_{\text{TOTAL}} &= (V_{\text{INPUT}} - V_{\text{OUTPUT}}) \cdot I_{\text{OUTPUT}} + (V_{\text{INPUT}}) \cdot I_{SS} \\ \text{The maximum continuous power dissipation at a given temperature can be calculated using the formula:} \end{split}$$

$$P_{MAX} = (70^{\circ}C - T_{A}) / R_{th(j-a)}$$

where $R_{th(j-a)}$ is the thermal resistance from the junction to the ambient and is specified in Table 2. Note the $R_{th(j-a)}$ given in Table 2 assumes that the package is soldered to a PCB. The above formula for maximum power dissipation assumes a constant load (ie. \geq 100 s). The transient thermal resistance for a single pulse is much lower than the continuous value. For example the A 6133 in DIP14 package will have an effective thermal resistance from the junction to the ambient of about 9°C/W for a single 100 ms pulse.

V_{IN} Monitoring

The power-on reset and the power-down reset are generated as a response to the external voltage level on the $V_{\rm IN}$ input. The external voltage level is typically obtained from a voltage divider as shown in Fig. 9. The user uses the external voltage divider to set the desired threshold level for power-on reset and power-down reset in his system. The internal comparator reference voltage is typically 1.17 V.

At power-up the reset output (RES) is held low (see Fig. 5). After INPUT reaches 3.36 V (and so OUTPUT reaches at least 3 V) and V $_{\rm IN}$ becomes greater than V $_{\rm REF}$, the RES output is held low for an additional power-on-reset (POR) delay which is equal to the watchdog time $T_{\rm WD}$ (typically 100 ms with an external resistor of 115 k Ω connected at R pin). The POR delay prevents repeated toggling of RES even if V $_{\rm IN}$ and the INPUT voltage drops out and recovers. The POR delay allows the microprocessor's crystal oscillator time to start and stabilize and ensures correct recognition of the reset signal to the microprocessor.

The RES output goes active low generating the power-down reset whenever V_{IN} falls below V_{REF} . The sensitivity or reaction time of the internal comparator to the voltage level on V_{IN} is typically 5 μ s.

Timer Programming

The on-chip oscillator with an external resistor R_{EXT} connected between the R pin and V_{SS} (see Fig. 9) allows the user to adjust the power-on reset (POR) delay, watchdog time T_{WD} and with this also the closed and open time windows as well as the watchdog reset pulse width $(T_{\text{WD}}/40)$.

With $R_{EXT} = 115 \text{ k}\Omega$ typical values are:

Note the current consumption increases as the frequency increases.

Watchdog Timeout Period Description

The watchdog timeout period is divided into two parts, a "closed" window and an "open" window (see Fig. 3) and is defined by two parameters, T_{WD} and the Open Window Percentage (OWP).

The closed window starts just after the watchdog timer resets and is defined by $T_{CW} = T_{WD} - OWP(T_{WD})$.

The open window starts after the closed time window finishes and lasts till $T_{WD} + OWP(T_{WD})$. The open window time is defined by $T_{OW} = 2 \times OWP(T_{WD})$.

For example if $T_{WD}=100$ ms (actual value) and OWP = \pm 20% this means the closed window lasts during first the 80 ms ($T_{CW}=80$ ms = 100 ms - 0.2 (100 ms)) and the open window the next 40 ms ($T_{CW}=2$ x 0.2 (100 ms) = 40 ms). The watchdog can be serviced between 80 ms and 120 ms after the timer reset. However as the time base is \pm 10% accurate, software must use the following formula for servicing signal TCL during the open window: Typically R_{EXT} x 0.87 where R_{EXT} is in k Ω for T_{WD} in ms (the formula is valid for $R_{EXT} \geq 70$ k Ω). For example, if $R_{EXT}=115$ k Ω then $T_{WD}=100$ ms \pm 10% and the useful open window limits for software are 90 to 110 ms.

Timer Clearing and RES Action

The watchdog circuit monitors the activity of the processor. If the user's software does not send a pulse to the \overline{TCL} input within the programmed open window timeout period a short watchdog \overline{RES} pulse is generated which is equal to $T_{WD}/40 = 2.5$ ms typically (see Fig. 6)

With the open window constraint new security is added to conventional watchdogs by monitoring both software cycle time and execution. Should software clear the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution) it will cause the system to be reset. If software is stuck in a loop which includes the routine to clear the watchdog then a conventional watchdog would not make a system reset even though software is malfunctioning; the A 6133 would make a system reset because the watchdog would be cleared too quickly.

If no \overline{TCL} signal is applied before the closed and open windows expire, \overline{RES} will start to generate square waves of period ($T_{CW} + T_{OW} + T_{WDR}$). The watchdog will remain in this state until the next \overline{TCL} falling edge appears during an open window, or until a fresh power-up sequence. The system enable output, \overline{EN} , can be used to prevent critical control functions being activated in the event of the system going into this failure mode (see section "Enable - \overline{EN} Output").

The RES output must be pulled up to V_{OUTPUT} even if the output is not used by the system (see Fig. 9).

Combined Voltage and Timer Action

The combination of voltage and timer actions is illustrated by the sequence of events shown in Fig. 7. On power-up, when the voltage at V_{IN} reaches V_{REF} , the power-onreset, POR, delay is initialized and holds $\overline{\text{RES}}$ active for the time of the POR delay. A $\overline{\text{TCL}}$ pulse will have no effect until this power-on-reset delay is completed. After, the POR delay has elapsed, $\overline{\text{RES}}$ goes inactive and the watchdog timer starts acting. If no $\overline{\text{TCL}}$ pulse occurs,




RES goes active low for a short time T_{WDR} after each closed and open window period. A \overline{TCL} pulse coming during the open window clears the watchdog timer. When the \overline{TCL} pulse occurs too early (during the closed window), \overline{RES} goes active and a new timeout sequence starts. A voltage drop below the V_{REF} level for longer than typically 5 μ s overrides the timer and immediately forces \overline{RES} active and \overline{EN} inactive. Any further \overline{TCL} pulse has no effect until the next power-up sequence has completed.

Enable - EN Output


The system enable output, $\overline{\text{EN}}$, is inactive always when $\overline{\text{RES}}$ is active and remains inactive after a $\overline{\text{RES}}$ pulse until the watchdog is serviced correctly 3 consecutive

times (ie. the \overline{TCL} pulse must come in the open window). After three consecutive services of the watchdog with \overline{TCL} during the open window, the \overline{EN} goes active low. A malfunctioning system would be repeatedly reset by the watchdog. In a conventional system critical motor controls could be energized each time reset goes inactive (time allowed for the system to restart) and in this way the electrical motors driven by the system could function out of control. The A 6133 prevents the above failure mode by using the \overline{EN} output to disable the motor controls until software has successfully cleared the watchdog three times (ie. the system has correctly restarted after a reset condition).

Typical Application




OUTPUT Current Versus INPUT Voltage







T_{WD} versus Temperature at 5 V



T_{WD} versus R at 5 V



 T_{WD} versus V_{OUTPUT} at $T_J = +25^{\circ}C$



 T_{WD} versus R at $T_J = +25^{\circ} C$






Fig. 15









 T_{WD} versus V_{OUTPUT} at $T_J = +70^{\circ}C$




 T_{WD} versus R at $T_J = +70^{\circ}$ C



 T_{WD} versus V_{OUTPUT} at $T_J = -40^{\circ} C$




 T_{WD} versus R at $T_J = -40^{\circ} C$






Package and Ordering Information

Dimensions of DIP14 Package



Dimensions of SO14 Package



Ordering Information

The A 6133 is available in the following packages:

Type Package A6133 14P DIP14 A6133 14S SO14

When ordering please specify complete part number.



Low Power Regulator & Watchdog

Features

- Supply current 10 μA max. for the load current range 0 - 50 mA, 5 V regulated output
- Digitally programmable voltage regulator, 5 V, 3 V or 2 V
- Low dropout voltage, typically 4 mV at 100 μA load
- Fully operational for unregulated DC input voltage up to 10 V and regulated output voltage down to 1.5 V
- Short circuit and thermal protection
- Battery fail warning, regulator input tested (5 mA for 300 μ s) every 15 minutes
- Power-on reset and power-down reset
- Watchdog with 2 s timeout
- Watchdog offers the possibility to detect a microcontroller in sleep mode
- Pulse output every 15 minutes for time management
- Clock output with three modes of operation:
 - 1. A 92 s retriggerable monostable
 - 2. A 2 kHz square wave for piezo electric buzzer
 - 3. A 32.768 kHz system clock
- -40°C to +85°C temperature range
- DIP16 and SO16 packages

Description

The V 6139, with a total current consumption of 10 μ A max., is very suited to battery driven portable microcontroller systems. Combined on one IC are a digitally programmable voltage regulator, power surveillance and battery fail circuitry, a watchdog, pulse and clock outputs and a crystal oscillator. The state of the battery supply is sampled every 15 minutes by drawing a current of 5 mA for 30 ms. If the voltage dropped across a resistor brings the voltage below the reference voltage then the BF pin goes active.


The P15 output supplies a pulse of 30 ms every 15 minutes which allows regular long term time management by the user's software. The CLK output can supply a retriggerable monostable with a timeout of 92 seconds or square waves of 2 kHz or 32.768 kHz.

The watchdog function monitors software execution by checking the TCL signal for a change of state within a timeout period of 2 seconds. If the watchdog times out, RES is activated; the WD output is also activated to indicate to software that a watchdog time out caused the reset. If the microcontroller TCL output is put in a high impedance condition, the V 6139 will detect this condition as a microcontroller in the sleep mode and prevent its watchdog from timing out.


Applications

- Security systems
- Remote smart sensors
- Pagers
- Battery operated and portable products

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Voltage V _{IN} to V _{SS}	V _{IN}	-0.5 to +11 V
Max. voltage at any signal pin	V _{MAX}	V _{OUT} +0.3 V
Min. voltage at any signal pin	V _{MIN}	$V_{SS} - 0.3 V$
Operating junction temp. range	TJ	-40 to +125°C
Storage temperature	T _{STO}	-65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V _{Smax}	1000V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating junction					
temperature	T	-40		+85	°C
Supply voltage 1)	V _{IN}	2		10	٧
Operating V _{OUT}					
voltage ¹⁾	V _{OUT}	1.5		6.0	٧,
$I_{OUT}^{2)}$ at $V_{OUT} = 5 \text{ V}$	I _{OUT}			50	mA
at $V_{OUT} = 3 V$	OUT			20	mA
$at V_{OUT} = 2 V$	I _{OUT}			10	mA
Thermal resistance ³⁾					
(junction to ambient) - DIP16	ь			160	°c/w
- SO16	R _{th(j-a)}			240	°C/W
Decoupling capacitors	R _{th(j-a)}			240	""
on V _{IN} and V _{OUT}	C _T	100			nF
Load capacitors on V _{IN}					'''
and V _{OUT} ⁴⁾	C _i	2.2			μF
1					'
Crystal characteristics			00 700		l l
Frequency	Ţ		32.768		kHz
Load capacitance	CL	7	8.2	30	pF
Series resistance	Rs		35	50	kΩ

Table 2

- ¹⁾ Full operation guaranteed. If the regulator is bypassed (ie. V_{IN} tied to V_{OUT}) the V_{OUT} voltage must not exceed 6.0 V.
- 2) I_{OUT} will not apply for all possible combinations of input voltage and output current. Combinations that would require the V 6139 to work above the maximum junction temperature (85°C) must be avoided.
- 3) The thermal resistance from junction to ambient specified assumes that the package is soldered onto a PCB.
- $^{4)}$ The 2.2 $\mu{\rm F}$ capacitor must have an effective resistance of 5 Ω or less and a resonant frequency of above 500 kHz.



Electrical Characteristics

 $V_{IN}=7$ V, V_{OUT} programmed for 5 V, $I_L=0$, BAT pulled up to V_{IN} with 700 Ω , $V_{SS}=0$ V, $-40 \le T_J \le +85^{\circ}C$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static supply current	I _{DD}	$V_{IN} = 10 \text{ V}, 0 \le I_L \le 50 \text{ mA},$ I/Ps at V_{SS}		7	12	μΑ
Dynamic supply current	I _{DD}	CLK _{OUT} programmed for 2 kHz, output load capacitance ≤ 50 pF		8.5	14	μΑ
Output voltage	$\nu_{ m out}$	$0 \le I_1 \le 50 \text{mA}$	4.75	5	5.25	V
Output voltage	V _{OUT}	$V_{IN} = 4.5 \text{ V}, V_{OUT} \text{ programmed}$ for $3 \text{ V}, 0 \le I_1 \le 20 \text{ mA}$	2.85	3	3.15	V
Output voltage	V _{OUT}	$V_{IN} = 3 \text{ V}, V_{OUT} \text{ programmed}$ for 2 V, $0 \le I_1 \le 10 \text{ mA}$	1.9	2	2.2	V
Line regulation	V _{LINE}	$6 \text{ V} \le \text{V}_{IN} \le 10 \text{ V}, \text{I}_{I} = 10 \text{ mA}$		0.03	0.35	%
Load regulation	VL	0 ≤ I _L ≤ 30 mA		0.4	1	%
Dropout voltage1)	V _{DROPOUT}	$I_L = 100 \mu\text{A}$		4	50	mV
Dropout voltage1)	V _{DROPOUT}	$I_L = 30 \text{ mA}, T_J = 25^{\circ}\text{C}$			850	mV
Current limit	I _{Lmax}	V _{OUT} tied to V _{SS}			180	mA
Inputs						
Input logic high	V _{IH}		V _{OUT} -1			٧
Input logic low	V _{IL}				V _{OUT} +1	V
W _{IN} high impedance detect			1			
current	l _z		50	100	150	μ A
BAT test voltage	V _T		1.2	1.3	1.4	٧
BAT sink current	I _T		4.5		7	mA
Outputs	İ					
CLK _{OUT} output logic high	V _{OH} .	$I_{OH} = 3 \text{ mA}$	V _{OUT} -0.4			V
CLK _{OUT} output logic low	V _{OL}	$I_{OL} = 5 \text{mA}$			0.4	V
Output logic high	V _{OH}	$I_{OH} = 5 \text{ mA}$	V _{OUT} -0.4			V
Output logic low	V _{OL}	$I_{OL} = 8 \text{mA}$			0.4	V

Table 3

The dropout voltage is defined as the V_{IN} to V_{OUT} differential at which V_{OUT} drops 100 mV below its nominal value measured at a 1 V differential. The supply current does not increase significantly in dropout.



Timing Characteristics


 $V_{IN}=7$ V, V_{OUT} programmed for 5 V, $I_L=0$, BAT pulled up to V_{IN} with 700 Ω , $V_{SS}=0$ V, $-40 \le T_J \le +85^{\circ}$ C, unless otherwise specified

Parameter ¹⁾	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Power-on reset delay	T _{POR}			30		ms
Reset pulse width	TRES			30		ms
Watchdog timeout	T _{WD}		1.93		2.0	s
TCL pulse width	T _{TCL}		31			μs
TCL high impedance detection period	P _{TCLZ}			60		ms
TCL high impedance detection width	T _{TCLZ}			30.5		μs
P15 output period	P _{P15}			15		min
P15 output pulse width	T _{P15}	,		30		ms
CLK _{OUT} programmed for monostable		,				
timeout	T _{CLKOUT}		92		96	s
CLK _{OUT} programmed for 2 kHz clock	f _{CLKOUT}			2.048		kHz
CLK _{OUT} programmed for 32 kHz clock	f _{CLKOUT}			32.768		kHz
Logic transition times for all O/Ps	T _{TR}	Load = 50 pF		300	600	ns


Table 4

Timing Waveforms

Watchdog Timer




Watchdog and Reset Timing




¹⁾ The accuracy of the timing parameters is given by the accuracy of the external crystal plus or minus 100 ppm unless otherwise specified.




Monostable Timing




15 Minute Pulse on P15 and Battery Test



TCL High Impedance Detection



Block Diagram





Pin Description

Pin	Name	Function
1	V _{OUT}	Voltage regulator output
2	XI	32.768 kHz crystal input
3	XO	32.768 kHz crystal output
4	VS0	Voltage regulator programming input 0
5	VS1	Voltage regulator programming input 1
6	M _{S0}	Mode select input 0
7	BAT	Battery voltage monitoring input
8	V_{SS}	GND terminal
9	M _{S1}	Mode select input 1
10	CLK _{OUT}	Clock output
11	BF	Active high battery fail output
12	P15	15 minutes pulse output
13	TCL	Watchdog timer clear input
14	WD	Active low watchdog timeout output
15	RES	Active low reset output
16	V _{IN}	Voltage regulator input

Table 5

Functional Description

Voltage Regulator

The V 6139 has a digitally programmable voltage regulator. The logic levels on the inputs VS0 and VS1 program the regulator for 5 V, 3 V or 2 V output in accordance with Table 6. The regulator output voltage can be changed at any time, for example normal program execution could be at 5 V and for standby mode the microcontroller could switch to 3 V. The regulator has current limit and thermal protection. If the regulator is not needed it can be bypassed by short circuiting V_{IN} to V_{OUT}; in this case the voltage at V_{IN} must not exceed 6 V; all other features function as normal.

V _{S1}	V _{so}	V _{out}
0	0	5 V
0	1	3 V
1	0	2 V
1	1	Factory test mode

Table 6

The low supply current (7 μ A typically over the temperature range) and low dropout voltage makes the V 6139 very suitable for low power battery operated systems. The V_{IN} ranges from 2 to 10 V which covers most battery values on the market. Two decoupling capacitors should be added, one for V_{IN} and one for V_{OUT} and their value should be 100 nF. A load capacitor of \ge 2.2 μ F is needed on V_{OUT} for stability. To achieve good line regulation a capacitor of \ge 2.2 μ F is needed on V_{IN}.

Care should be taken not to exceed the maximum operating junction temperature (85°C). The power dissipation within the V 6139 can be approximated by the formula:

$$P = (V_{IN} - V_{OUT}) \cdot I_{OUT}$$

The maximum continuous power dissipation at a given ambient temperature can be calculated using the formula:

$$P_{MAX} = (85^{\circ}C - T_{A}) / R_{th(i-a)}$$

where $R_{\text{th}(j-a)}$ is the thermal resistance from the junction to the ambient and is specified in Table 2. The $R_{\text{th}(j-a)}$ given in Table 2 assumes that the package is soldered to a PCB.

The formula for maximum continuous power dissipation assumes a constant load (ie. $\geq 100~\rm s$). The transient thermal resistance for a single pulse is much lower than the continuous value. For example the V 6139 in DIP16 package will have an effective thermal resistance from the junction to the ambient of about 15°C/W for a single $100~\rm ms$ pulse.

Power-up and Power-down

When the power is applied the \overline{RES} output stays low until 30 ms after the device has reached its regulated voltage level this is the POR time. If the voltage at V_{IN} falls below the regulated voltage level a reset is generated.

Battery Test

The battery is tested every 15 minutes by drawing 5 mA of current through a resistor connected to $V_{\rm IN}$ (see Fig. 6 and 11). The test time is 30 ms. During this time the voltage at the BAT pin is compared to the internal voltage reference (V_T) . If the voltage at the BAT pin is lower than V_T , the BF output is taken active high. The average current due to the battery test is 0.17 μA and so is not significant. The resistor should be chosen to suit the particular battery voltage being used.

Reset and Watchdog

The watchdog circuit monitors the activity of the microcontroller. If the user's software does not send a pulse to the \overline{TCL} input within the watchdog timeout period, a \overline{RES} pulse is generated. The \overline{TCL} input is sampled at the rate of 32.768 kHz or every 31 μs . If no change of state is detected inside the timeout period of 2 seconds, the watchdog timer times out and \overline{RES} is taken active (see Fig. 4). If \overline{RES} goes active because of a watchdog timeout, then the \overline{WD} pin goes active low to indicate to the microcontroller that the cause of the reset is a watchdog timeout and not a drop-in voltage. If a level change on \overline{TCL} appears before the 2 seconds, the watchdog timer is cleared and intialized (see Fig. 3).

The WD output is deactivated by a change of state of the TCL input or the detection of a high Z condition on the TCL pad as explained below (see Fig. 4). The WD output goes inactive only after the RES has gone inactive.

Many low-power microcontroller systems do not run 100% of the time, instead they are put in a sleep mode where an interrupt or reset can awaken them, for example a key-push on a user interface could be used to cause an interrupt to the microcontroller. The V 6139 offers the possibility to detect a microcontroller in the sleep mode and will prevent its watchdog from timing out in such a case. If the microcontroller TCL output is put into a tri-state condition (high Z), the V 6139 will detect this condition and prevent its watchdog from timing out. The V 6139 uses the high impedance state on TCL to



detect a microcontroller in the sleep mode as opposed to software mal-functioning. The \overline{TCL} pad is subjected to an internally produced $100~\mu A$ pull-up and then a $100~\mu A$ pull-down every 60 ms (see Fig. 4 and 7). If the TCL pad follows both pulses then the microcontroller is in high Z and the watchdog timer is prevented from timing out. If the microcontroller is not in high Z, then the pull-up and pull-down pulses will not be able to fight against the level on the pad.

CLK_{OUT}

The CLK_{OUT} output can be programmed for one of three possible modes of operation:

- 1. It can provide a monostable timeout every 92 s which is retriggerable by a falling edge on MS0.
- 2. It can provide a 2 kHz square wave which could be
- useful for activating a piezo electric buzzer.

 3. It can provide a system clock of 32.768 kHz.

The logic levels on the mode select inputs MS0 and MS1 program the CLK_{OUT} mode (see Table 7).

MS1	MS0	CLK _{OUT}
0	Falling edge	Initializes the monostable
0	0	Monostable pulse 92 s after initialisation
1	0	2 kHz frequency
1	1	32.768 kHz frequency

Table 7

Oscillator


Use a crystal of nominal $C_L=8.2~pF$ as specified in the section "Operating Conditions". The MX series from Microcrystal is recommended. The accuracy of the time keeping is dependent upon the frequency tolerance and the load capacitance of the crystal. To measure the accuracy use the CLK_{OUT} with MS0 and MS1 tied to V_{OUT} . 11.57 ppm correspond to one second a day.

Crystal Layout


In order to ensure correct oscillator operation we recommend the following standard practices:

- Keep traces as short as possible.
- Use a guard ring connected to $V_{\rm SS}$ around the crystal. Fig. 9 shows the recommended layout.

Layout




Typical Applications






Package and Ordering Information

Dimensions of DIP16 Package



Dimensions of SO16 Package



Ordering Information

The V 6139 is available in the following packages:

DIP16 pin plastic package V 6139 16P SO16 pin plastic package V 6139 16S

When ordering, please specify the complete part number and package.



Regulator & Watchdog

Features

- Highly accurate 5 V, 100 mA guaranteed output
- Low dropout voltage, typically 250 mV at 100 mA
- Low quiescent current, typically 175 μA
- Standby mode, maximum current 240 μA (without load on OUTPUT)
- Unregulated DC input can withstand −20 V reverse battery and +60 V power transients
- Fully operational for unregulated DC input voltage up to 26 V and regulated output voltage down to 3.0 V
- Reset output guaranteed for regulated output voltage down to 1.2 V
- No reverse output current
- Very low temperature coefficient for the regulated output
- Current limiting
- Comparator for voltage monitoring, reset threshold 1.5V
- Programmable reset voltage monitoring
- Programmable power on reset (POR) delay
- Watchdog with programmable time windows guarantees a minimum time and a maximum time between software clearing of the watchdog
- Time base accuracy ±10%
- System enable output offers added security
- TTL/CMOS compatible
- -40°C to +85°C temperature range
- On request extended temperature range -40 to +125°C
- DIP8 and SO8 packages

Description


The A 6150 offers a high level of integration by combining voltage regulation, voltage monitoring and software monitoring in an 8 lead package. The voltage regulator has a low dropout voltage (typ. 250 mV at 100 mA) and a low quiescent current (175 μ A). The quiescent current increases only slightly in dropout prolonging battery life. Built-in protection includes a positive transient absorber for up to 60 V (load dump) and the ability to survive an unregulated input voltage transient of -20 V (reverse battery). The input may be connected to ground or a reverse voltage without reverse current flow from the output to the input. A comparator monitors the voltage applied at the VIN input comparing it with an internal 1.5 V reference. The power-on reset function is initialized after V_{IN} reaches 1.5 V and takes the reset output inactive after T_{POB} depending of external resistance. The reset output goes active low when the V_{IN} voltage is less than 1.5 V. The RES and EN outputs are guaranteed to be in a correct state for a regulated output voltage as low as 1.2 V. The watchdog function monitors software cycle time and execution. If software clears the watchdog too

quickly (incorrect cycle time) or too slowly (incorrect execution) it will cause the system to be reset. The system enable output prevents critical control functions being activated until software has successfully cleared the watchdog three times. Such a security could be used to prevent motor controls being energized on repeated resets of a faulty system.


Applications

- Automotive systems
- Cellular telephones
- Security systems
- Battery powered products
- High efficiency linear power supplies

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Continuous voltage at INPUT		
to V _{SS}	V_{INPUT}	-0.3 to +30 V
Transients on INPUT for		
t < 100 ms and duty cycle 1%	VTRANS	-20 to +60 V
Max. voltage at any signal pin	V _{MAX}	OUTPUT+0.3V
Min. voltage at any signal pin	V _{MIN}	V _{SS} -0.3V
Storage temperature	T _{STO}	-65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V _{Smax}	1000V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating junction					
temperature	TJ	-40		+125	°C
INPUT voltage 1)	V _{INPUT}	3.36		26	٧
OUTPUT voltage 1)2)	VOUTPUT	3.0			V
RES&EN guaranteed 3)	V _{OUTPUT}	1.2		!	V
OUTPUT current 4)	loutput			100	mA
Comparator input	•				
voltage	V_{iN}	0		V_{OUTPUT}	٧
RC-oscillator					
programming	R	10		1000	kΩ
Thermal resistance from					
junction to ambient 5)					
- DIP8	R _{th(j-a)}			105	°C/W
- SO8	$R_{th(j-a)}$			160	°C/W

Table 2

- ¹⁾ Full operation guaranteed. To achieve the load regulation specified in Table 3 a 22 μ F capacitor or greater is required on the INPUT, see Fig. 18. The 22 μ F must have an effective resistance \leq 5 Ω and a resonant frequency above 500 kHz.
- $^{2)}$ A 10 μF load capacitor and a 100 nF decoupling capacitor are required on the regulator OUTPUT for stability. The 10 μF must have an effective series resistance of $\leq 5\,\Omega$ and a resonant frequency above 500 kHz.
- 3) RES and EN (EN only for version A0) must be pulled up externally to V_{OUTPUT} even if they are unused. (Note: RES and EN are used as inputs by EM test.)
- 4) The OUTPUT current will not apply for all possible combinations of input voltage and output current. Combinations that would require the A 6150 to work above the maximum junction temperature (125°C) must be avoided.
- 5) The thermal resistance specified assumes the package is soldered to a PCB.



Electrical Characteristics

 $V_{\text{INPUT}} = 6.0 \text{ V}, C_{\text{L}} = 10 \ \mu\text{F} + 100 \text{ nF}, C_{\text{INPUT}} = 22 \ \mu\text{F}, T_{\text{J}} = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified}$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Supply current in standby mode	I _{SS}	$R_{EXT} = don't care, TCL = V_{OUTPUT},$				
		$V_{IN} = 0 \text{ V}, I_{L} = 100 \mu\text{A}$			240	μΑ
Supply current 1)	I _{SS}	$R_{EXT} = 100 \text{ k}\Omega$, I/Ps at V_{OUTPUT} , O/Ps 1 M Ω to V_{OUTPUT} , I _L = 100 μ A		175	300	μΑ
Supply current 1)	Iss	R_{EXT} = 100 kΩ, I/Ps at V_{OUTPUT} , O/Ps 1MΩ to V_{OUTPUT} , I_L = 100 mA		1.7	4.2	mA
Output voltage	VOUTPUT	$I_i = 100 \mu\text{A}$	4.88		5.12	v
Output voltage	V _{OUTPUT}	$100 \mu\text{A} \le \text{I}_1 \le 100 \text{mA},$				
, 3	001101	-40°C ≤ T _J ≤ 125°C	4.85		5.15	V
Output voltage temperature						
coefficient 2)	V _{th(coeff)}			50	180	ppm/°C
Line regulation 3)	V _{LINE}	$6 \text{ V} \le \text{V}_{\text{INPUT}} \le 26 \text{ V}, \text{I}_{\text{L}} = 1 \text{ mA},$ $\text{T}_{\text{J}} = 125^{\circ}\text{C}$		0.2	0.5	%
Load regulation 3)	V_L	$100 \mu \text{A} \le \text{I}_{\text{L}} \le 100 \text{mA}$		0.2	0.6	%
Dropout voltage 4)	V _{DROPOUT}	$I_L = 100 \mu\text{A}$		40	170	m∨
Dropout voltage 4)	V _{DROPOUT}	$I_1 = 100 \text{mA}$			420	mV
Dropout supply current	I _{SS}	$V_{INPUT} = 4.5 \text{ V}, J_{L} = 100 \mu\text{A},$ $R_{EXT} = 100 \text{k}\Omega, \text{O/Ps} \text{1 M}\Omega \text{to}$				
		V _{OUTPUT} , I/Ps at V _{OUTPUT}		300	560	μΑ
Thermal regulation 5)	V_{thr}	$T_J = 25^{\circ}C, I_L = 50 \text{ mA},$				
		$V_{INPUT} = 26 V, T = 10 ms$		0.05	0.25	%/W
Current limit	I _{Lmax}	OUTPUT tied to V _{SS}			450	mA
OUTPUT noise, 10Hz to 100kHz	V _{NOISE}	·		200		μV rms
RES (vers. A0, A1) & EN (vers. A0)						
Output Low Voltage	V _{OL}	$V_{OUTPUT} = 4.5 \text{ V}, I_{OL} = 20 \text{ mA}$		0.4		V
	V _{OL}	$V_{OUTPUT} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$		0.2	0.4	V
	V _{OL}	$V_{OUTPUT} = 2.0 \text{ V}, I_{OL} = 4 \text{ mA}$		0.2	0.4	٧
	V _{OL}	$V_{OUTPUT} = 1.2 \text{V}, I_{OL} = 0.5 \text{mA}$		0.06	0.2	V
EN (vers. A1)						
Output High Voltage	V _{OH}	$V_{OUTPUT} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$	3.5	4.1		V
	V _{OH}	$V_{OUTPUT} = 2.0 \text{ V}, I_{OH} = -100 \mu\text{A}$	1.8	1.9		V
	V _{OH}	$V_{OUTPUT} = 1.2 V, I_{OH} = -30 \mu A$	1.0	1.1		V
TCL and V _{IN}						
TCL Input Low Level	V _{IL}		V_{SS}		0.8	V
TCL Input High Level	V _{IH}		2.0		V _{OUTPUT}	٧
Leakage current	l _{LI}	$V_{SS} \le V_{TCL} \le V_{OUTPUT}$		0.05	1	μΑ
V _{IN} input resistance	R _{VIN}			100		MΩ
Comparator reference 6)7)	V _{REF}	$T_J = 25^{\circ}C$	1.474	1.52	1.566	V
	V _{REF}		1.436		1.620	V
Compositor burstons := 7)	V _{REF}	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$	1.420		1.620	V
Comparator hysteresis ⁷⁾	V_{HY}			2	l	mV

Table 3

¹⁾ If INPUT is connected to V_{ss}, no reverse current will flow from the OUTPUT to the INPUT, however the supply current specified will be sank by the OUTPUT to supply the A 6150.

²⁾ The OUTPUT voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

³⁾ Regulation is measured at constant junction temperature using pulse testing with a low duty cycle. Changes in OUTPUT voltage due to heating effects are covered in the specification for thermal regulation.

⁴⁾ The dropout voltage is defined as the INPUT to OUTPUT voltage differential at which the OUTPUT voltage drops 100 mV below its nominal measured at a 1 V differential.

⁵⁾ Thermal regulation is defined as the change in OUTPUT voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects.

⁶⁾ The comparator and the voltage regulator have separate voltage references (see "Block Diagram" Fig. 7).

⁷⁾ The comparator reference is the power-down reset threshold. The power-on reset threshold equals the comparator reference voltage plus the comparator hysteresis (see Fig. 4).



Timing Characteristics


 $V_{\text{INPUT}} = 6.0 \text{ V}, I_{\text{L}} = 100 \,\mu\text{A}, C_{\text{L}} = 10 \,\mu\text{F} + 100 \,\text{nF}, C_{\text{INPUT}} = 22 \,\mu\text{F}, T_{\text{J}} = -40 \,\text{to} + 125 ^{\circ}\text{C}, \text{unless otherwise specified}$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays:						
TCL to Output Pins	T _{DIDO}			250	500	ns
V _{IN} sensitivity	T _{SEN}		1	5	20	μs
Logic Transition Times on all Output Pins	T _{TR}	Load 10 kΩ, 50 pF		30	100	ns
Power-on Reset delay	T _{POR}	$R_{EXT} = 123 k\Omega \pm 1\%$	90	100	110	ms
Watchdog Time	T _{WD}	$R_{EXT} = 123 k\Omega \pm 1\%$	90	100	110	ms
Open Window Percentage	OWP			±0.2 T _{WD}		
Closed Window Time	T _{CW}			0.8 T _{WD}		
	T _{CW}	$R_{EXT} = 123 k\Omega \pm 1\%$	72	80	88	ms
Open Window Time	Tow			0.4 T _{WD}		
	Tow	$R_{EXT} = 123 k\Omega \pm 1\%$	36	40	44	ms
Watchdog Reset Pulse	T _{WDR}			T _{WD} /40		
	T _{WDR}	$R_{EXT} = 123 k\Omega \pm 1\%$		2.5		ms
T _{CL} Input Pulse Width	T _{TCL}		150			ns


Table 4

Timing Waveforms

Watchdog Timeout Period




Voltage Monitoring







Timer Reaction



Combined Voltage and Timer Reaction



Block Diagram





Pin Description

Pin	Name	Function
1.	ĒN	Vers. A0:
i		Open drain active lowenable output.
1		EN must be pulled up to V _{OUTPUT}
		even if unused
1		Vers. A1:
		Push-pull active low enable output
2	RES	Open drain active low reset output.
1		RES must be pulled up to V _{OUTPUT}
1		even if unused
3	TCL	Watchdog timer clear input signal
4	V _{ss}	GND terminal
5	INPUT	Voltage regulator input
6	OUTPUT	Voltage regulator output
7	R	R _{EXT} input for RC oscillator tuning
8	V _{IN}	Voltage comparator input

Table 5

Functional Description

Voltage Regulator

The A 6150 has a 5 V \pm 2%, 100 mA, low dropout voltage regulator. The low supply current (typ. 175 μ A) makes the A 6150 particularly suited to automotive systems then remain energized 24 hours a day. The input voltage range is 3.36 V to 26 V for operation and the input protection includes both reverse battery (negative transients up to 20 V below ground) and load dump (positive transients up to 60 V). There is no reverse current flow from the OUTPUT to the INPUT when the INPUT equals Vss. This feature is important for systems which need to implement (with capacitance) a minimum power supply hold-up time in the event of power failure. To achieve good load regulation a 22 μ F capacitor (or greater) is needed on the INPU (see Fig. 18). Tantalum or aluminium electrolytics are adequate for the 22 μ F capacitor; film types will work but are relatively expensive. Many aluminium electrolytics have electrolytes that freeze at about -30°C, so tantalums are recommended for operation below -25°C. The important parameters of the 22 µF capacitor are an effective series resistance of \leq 5 Ω and a resonant frequency above 500 kHz.

A 10 μ F capacitor (or greater) and a 100 nF capacitor are required on the OUTPUT to prevent oscillations due to instability. The specification of the 10 μ F capacitor is as per the 22 μ F capacitor on the INPUT (see previous paragraph).

The Å 6150 will remain stable and in regulation with no external load and the dropout voltage is typically constant as the input voltage fall to below its minimum level (see Table 2). These features are especially important in CMOS RAM keep-alive applications.

Care must be taken not to exceed the maximum junction temperature (+125°C). The power dissipation within the A 6150 is given by the formula:

$$P_{TOTAL} = (V_{INPUT} - V_{OUTPUT}) \cdot I_{OUTPUT} + (V_{INPUT}) \cdot I_{SS}$$

The maximum continuous power dissipation at a given temperature can be calculated using the formula:

$$P_{MAX} = (125^{\circ}C - T_{A}) / R_{th(i-a)}$$

where $R_{th(j-a)}$ is the thermal resistance from the junction to the ambient and is specified in Table 2. Note the $R_{th(j-a)}$ given in Table 2 assumes that the package is soldered to a PCB. The above formula for maximum power dissipation assumes a constant load (ie. \geq 100 s). The transient thermal resistance for a single pulse is much lower than the continuous value. For example the A 6150 in DIP8 package will have an effective thermal resistance from the junction to the ambient of about 10°C/W for a single 100 ms pulse.

V_{IN} Monitoring

The power-on reset and the power-down reset are generated as a response to the external voltage level on the $V_{\rm IN}$ input. The external voltage level is typically obtained from a voltage divider as shown in Fig. 18. The user uses the external voltage divider to set the desired threshold level for power-on reset and power-down reset in his system. The internal comparator reference voltage is typically 1.52 V.

At power-up the reset output (RES) is held low (see Fig. 4). After INPUT reaches 3.36 V (and so OUTPUT reaches at least 3 V) and $V_{\rm IN}$ becomes greater than $V_{\rm REF}$, the RES output is held low for an additional power-on-reset (POR) delay which is equal to the watchdog time $T_{\rm WD}$ (typically 100 ms with an external resistor of $123\,{\rm k}\Omega$ connected at R pin). The POR delay prevents repeated toggling of RES even if $V_{\rm IN}$ and the INPUT voltage drops out and recovers. The POR delay allows the microprocessor's crystal oscillator time to start and stabilize and ensures correct recognition of the reset signal to the microprocessor.

The $\overline{\text{RES}}$ output goes active low generating the power-down reset whenever V_{IN} falls below V_{REF} . The sensitivity or reaction time of the internal comparator to the voltage level on V_{IN} is typically 5 μ s.

Timer Programming

The on-chip oscillator with an external resistor R_{EXT} connected between the R pin and V_{SS} (see Fig. 18) allows the user to adjust the power-on reset (POR) delay, watchdog time T_{WD} and with this also the closed and open time windows as well as the watchdog reset pulse width $(T_{\text{WD}}/40)$.

With $R_{EXT} = 123 \text{ k}\Omega$ typical values are:

-Power-on reset delay: T_{POR} is 100 ms
-Watchdog time: T_{WD} is 100 ms
-Closed window: T_{CW} is 80 ms
-Open window: T_{OW} is 40 ms
-Watchdog reset: T_{WB} is 2.5 ms

Note the current consumption increases as the frequency increases.



Watchdog Timeout Period Description


The watchdog timeout period is divided into two parts, a "closed" window and an "open" window (see Fig. 3) and is defined by two parameters, T_{WD} and the Open Window Percentage (OWP).

The closed window starts just after the watchdog timer resets and is defined by $T_{\text{CW}} = T_{\text{WD}} - \text{OWP}(T_{\text{WD}}).$

The open window starts after the closed time window finishes and lasts till $T_{WD}+OWP(T_{WD})$. The open window time is defined by $T_{OW}=2$ x $OWP(T_{WD})$.

For example if $T_{WD} = 100$ ms (actual value) and OWP = \pm 20% this means the closed window lasts during first

 T_{WD} versus V_{OUTPUT} at $T_J = +25^{\circ}C$




the 80 ms ($T_{CW}=80$ ms = 100 ms - 0.2 (100 ms)) and the open window the next 40 ms ($T_{OW}=2$ x 0.2 (100 ms) = 40 ms). The watchdog can be serviced between 80 ms and 120 ms after the timer reset. However as the time base is \pm 10% accurate, software must use the following formula as the limits for servicing signal \overline{TCL} during the open window:

 R_{EXT} x 0.75 to R_{EXT} x 0.85 where R_{EXT} is in $k\Omega$ for T_{WD} in ms (the formula is valid for $R_{\text{EXT}} \geq 70~\text{k}\Omega).$


For example, if $R_{\text{EXT}}=123\,k\Omega$ then $T_{\text{WD}}=100\,\text{ms}\,\pm10\%$ and the useful open window limits for software are 90 to 110 ms.

 T_{WD} versus R at $T_J = +25^{\circ}C$






 T_{WD} versus R at $T_J = +25^{\circ} \text{C}$







T_{WD} versus V_{OUTPUT} at $T_J = +\,85^{\circ}C$




T_{WD} versus R at $T_J = +85^{\circ}C$



 T_{WD} versus V_{OUTPUT} at $T_J = -40^{\circ} C$




 T_{WD} versus R at $T_J = -40^{\circ} C$













TwD versus R at 5 V



OUTPUT Current versus INPUT Voltage





Timer Clearing and RES Action

The watchdog circuit monitors the activity of the processor. If the user's software does not send a pulse to the \overline{TCL} input within the programmed open window timeout period a short watchdog \overline{RES} pulse is generated which is equal to $T_{wp}/40 = 2.5$ ms typically (see Fig. 5).

With the open window constraint new security is added to conventional watchdogs by monitoring both software cycle time and execution. Should software clear the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution) it will cause the system to be reset. If software is stuck in a loop which includes the routine to clear the watchdog then a conventional watchdog would not make a system reset even though software is malfunctioning; the A 6150 would make a system reset because the watchdog would be cleared too quickly.

If no \overline{TCL} signal is applied before the closed and open windows expire, \overline{RES} will start to generate square waves of period ($T_{CW} + T_{OW} + T_{WDR}$). The watchdog will remain in this state until the next \overline{TCL} falling edge appears during an open window, or until a fresh power-up sequence. The system enable output, \overline{EN} , can be used to prevent critical control functions being activated in the event of the system going into this failure mode (see section "Enable - \overline{EN} Output").

The $\overline{\text{RES}}$ output must be pulled up to V_{OUTPUT} even if the output is not used by the system (see Fig. 18).

Combined Voltage and Timer Action

The combination of voltage and timer actions is illustrated by the sequence of events shown in Fig. 6. On power-up, when the voltage at $V_{\rm IN}$ reaches $V_{\rm REF}$, the power-onreset, POR, delay is initialized and holds $\overline{\rm RES}$ active for the time of the POR delay. A $\overline{\rm TCL}$ pulse will have no

effect until this power-on-reset delay is completed. After the POR delay has elapsed, $\overline{\rm RES}$ goes inactive and the watchdog timer starts acting. If no $\overline{\rm TCL}$ pulse occurs, $\overline{\rm RES}$ goes active low for a short time $T_{\rm MDR}$ after each closed and open window period. A $\overline{\rm TCL}$ pulse coming during the open window clears the watchdog timer. When the $\overline{\rm TCL}$ pulse occurs too early (during the closed window), $\overline{\rm RES}$ goes active and a new timeout sequence starts. A voltage drop below the $V_{\rm REF}$ level for longer than typically 5 μs overrides the timer and immediately forces $\overline{\rm RES}$ active and $\overline{\rm EN}$ inactive. Any further $\overline{\rm TCL}$ pulse has no effect until the next power-up sequence has completed.


Enable - EN Output

The system enable output, EN, is inactive always when RES is active and remains inactive after a RES pulse until the watchdog is serviced correctly 3 consecutive times (ie. the TCL pulse must come in the open window). After three consecutive services of the watchdog with TCL during the open window, the EN goes active low. A malfunctioning system would be repeatedly reset by

A malfunctioning system would be repeatedly reset by the watchdog. In a conventional system critical motor controls could be energized each time reset goes inactive (time allowed for the system to restart) and in this way the electrical motors driven by the system could function out of control. The A 6150 prevents the above failure mode by using the EN output to disable the motor controls until software has successfully cleared the watchdog three times (ie. the system has correctly restarted after a reset condition).

For the version A0 the $\overline{\text{EN}}$ output must be pulled up to V_{OUTPUT} even if the output is not used by the system (see Fig. 18).


Typical Application






Package and Ordering Information

Dimensions of DIP8 Package



Dimensions of SO8 Package



Ordering Information

Industrial temperature range (-40°C to +85°C):

Type¹⁾ Package A 6150 nn 8P DIP8 A 6150 nn 8S SO8

When ordering please specify complete part number.

Marking on package:

Package Marking¹⁾
DIP8 A 6150 nn
SO8 6150 nn

1) nn stands for the versions A0*, A1.

Extended temperature range (-40°C to +125°C):

Type¹⁾ Package A 6150 nn X 8P DIP8* A 6150 nn X 8S SO8*

* on request



Regulator & Watchdog

Features

- Highly accurate 5 V, 100 mA guaranteed output
- Low dropout voltage, typically 250 mV at 100 mA
- Low quiescent current, typically 155 μA
- Standby mode, maximum current 240 µA (without load on OUTPUT)
- Unregulated DC input can withstand −20 V reverse battery and +60 V power transients
- Fully operational for unregulated DC input voltage up to 26 V and regulated output voltage down to 3.0 V
- Reset output guaranteed for regulated output voltage down to 1.2 V
- No reverse output current
- Very low temperature coefficient for the regulated output
- Current limiting
- Comparator for voltage monitoring, reset threshold 1.17V
- \blacksquare ± 1.5% voltage threshold tolerance at 25°C
- $\blacksquare~\pm3\%$ voltage threshold tolerance from -40 to $+70^{\circ}C$
- Programmable reset voltage monitoring
- Voltage window, high threshold 5.9 V
- Programmable power on reset (POR) delay
- Watchdog with programmable time windows guarantees a minimum time and a maximum time between software clearing of the watchdog
- Time base accuracy ±10%
- System enable output offers added security
- TTL/CMOS compatible
- -40°C to +70°C temperature range
- DIP8 and SO8 packages

Description


The A 6170 offers a high level of integration by combining voltage regulation, voltage monitoring and software monitoring in an 8 lead package. The voltage regulator has a low dropout voltage (typ. 250 mV at 100 mA) and a low quiescent current (155 μ A). The quiescent current increases only slightly in dropout prolonging battery life. Built-in protection includes a positive transient absorber for up to 60 V (load dump) and the ability to survive an unregulated input voltage transient of -20 V (reverse battery). The input may be connected to ground or a reverse voltage without reverse current flow from the output to the input. A comparator monitors the voltage applied at the V_{IN} input comparing it with an internal 1.17 V reference. The power-on reset function is initialized after V_{IN} reaches 1.17 V and takes the reset output inactive after T_{POR} depending of external resistance. The reset output goes active low when the V_{IN} voltage is less than 1.17 V. The RES and EN outputs are guaranteed to be in a correct state for a regulated output voltage as low

as 1.2 V. The watchdog function monitors software cycle time and execution. If software clears the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution) it will cause the system to be reset. The system enable output prevents critical control functions being activated until software has successfully cleared the watchdog three times. Such a security could be used to prevent motor controls being energized on repeated resets of a faulty system.


Applications

- Industrial electronics
- Cellular telephones
- Security systems
- Battery powered products
- High efficiency linear power supplies

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Continuous voltage at INPUT		
to V _{SS}	V _{INPUT}	-0.3 to +30 V
Transients on INPUT for		
t < 100 ms and duty cycle 1%	V_{TRANS}	-20 to +60 V
Max. voltage at any signal pin	V _{MAX}	OUTPUT+0.3V
Min. voltage at any signal pin	V _{MIN}	V _{ss} −0.3V
Storage temperature	T _{STO}	-65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V_{Smax}	1000V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating junction					
temperature	TJ	-40		+70	°C
INPUT voltage 1)	VINPUT	3.36		26	V
OUTPUT voltage 1)2)	V _{OUTPUT}	3.0			V
RES&EN guaranteed 3)	V _{OUTPUT}	1.2	1		٧
OUTPUT current 4)	I _{OUTPUT}			100	mA
Comparator input					
voltage	V _{IN}	0		V_{OUTPUT}	٧
RC-oscillator					
programming	R	10		1000	kΩ
Thermal resistance from					
junction to ambient 5)					
- DIP8	R _{th(j-a)}			105	°C/W
- SO8	R _{th(j-a)}			160	°C/W

Table 2

- ¹⁾ Full operation guaranteed. To achieve the load regulation specified in Table 3 a 22 μF capacitor or greater is required on the INPUT, see Fig. 8. The 22 μF must have an effective resistance ≤ 5 Ω and a resonant frequency above 500 kHz.
- ²⁾ A 10 μ F load capacitor and a 100 nF decoupling capacitor are required on the regulator OUTPUT for stability. The 10 μ F must have an effective series resistance of \leq 5 Ω and a resonant frequency above 500 kHz.
- 3) RES must be pulled up externally to V_{OUTPUT} even if it is unused. (Note: RES and EN are used as inputs by EM test.)
- The OUTPUT current will not apply for all possible combinations of input voltage and output current. Combinations that would require the A 6170 to work above the maximum junction temperature (70°C) must be avoided.
- 5) The thermal resistance specified assumes the package is soldered to a PCB.



Electrical Characteristics

 $V_{INPLIT} = 6.0 \text{ V}$, $C_{I} = 10 \mu\text{F} + 100 \text{ nF}$, $C_{INPLIT} = 22 \mu\text{F}$, $T_{J} = -40 \text{ to} + 70^{\circ}\text{C}$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Supply current in standby mode	I _{SS}	$R_{EXT} = don't care, TCL = V_{OUTPUT},$				
		$V_{IN} = 0 \text{ V}, I_L = 100 \mu\text{A}$			240	μΑ
Supply current 1)	I _{SS}	$R_{EXT} = 100 k\Omega$, I/Ps at V_{OUTPUT} ,				
	1.0	O/Ps 1 M Ω to V _{OUTPUT} , I _L = 100 μ A		155	300	μΑ
Supply current 1)	I _{SS}	$R_{EXT} = 100 k\Omega$, I/Ps at V_{OUTPUT} ,				
		O/Ps 1 M Ω to V _{OUTPUT} , I _L = 100 mA		1.7	4.2	mA
Output voltage	V _{OUTPUT}	$I_L = 100 \mu\text{A}$	4.88		5.12	V
Output voltage	V _{OUTPUT}	$100 \mu\text{A} \le \text{I}_{\text{L}} \le 100 \text{mA},$				
	1	-40° C \leq T _J \leq 70°C	4.85		5.15	V
Output voltage temperature	ĺ					
coefficient 2)	V _{th(coeff)}			50	180	ppm/°C
Line regulation 3)	VLINE	$6 \text{ V} \le \text{V}_{\text{INPUT}} \le 26 \text{ V}, \text{I}_{\text{L}} = 1 \text{ mA},$				
		$T_J = 70^{\circ}C$		0.2	0.5	%
Load regulation 3)	V _L	$100 \mu\text{A} \le I_{L} \le 100 \text{mA}$		0.2	0.6	%
Dropout voltage 4)	V _{DROPOUT}	$I_1 = 100 \mu A$		40	170	mV
Dropout voltage 4)	V _{DROPOUT}	$I_1 = 100 \text{mA}$			420	mV
Dropout supply current	Iss	$V_{INPUT} = 4.5 \text{ V}, I_{I} = 100 \mu\text{A},$				ŀ
	-	$R_{EXT} = 100 \text{ k}\Omega$, O/Ps 1 M Ω to				
		V _{OUTPUT} , I/Ps at V _{OUTPUT}		300	560	μΑ
Thermal regulation 5)	V _{thr}	$T_1 = 25^{\circ}C, I_1 = 50 \text{ mA},$		Ì		
ŭ	""	V _{INPUT} = 26 V, T = 10 ms		0.05	0.25	%/W
Current limit	I _{Lmax}	OUTPUT tied to V _{SS}			450	mA
OUTPUT noise, 10Hz to 100kHz	V _{NOISE}	50		200		μV rms

 $3.0 \le V_{OUTPUT} \le 5.5 \text{ V}$, $I_1 = 100 \mu\text{A}$, $C_1 = 10 \mu\text{F} + 100 \text{ nF}$, $C_{INPUT} = 22 \mu\text{F}$, $T_1 = -40 \text{ to} + 70^{\circ}\text{C}$, unless otherwise specified

0.0 = *001P01 = 0.0 *, 1 100 pm	, οլ .ο μ.			,	F	
RES and EN						
Output Low Voltage	V _{OL}	$V_{OUTPUT} = 4.5 \text{ V}, I_{OL} = 20 \text{ mA}$		0.4		٧
	VoL	$V_{OUTPUT} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$		0.2	0.4	٧
	V _{OL}	$V_{OUTPUT} = 2.0 \text{ V}, I_{OL} = 4 \text{ mA}$		0.2	0.4	V
	V _{OL}	$V_{OUTPUT} = 1.2 \text{ V}, I_{OL} = 0.5 \text{ mA}$		0.06	0.2	٧
EN						
Output High Voltage	V _{OH}	$V_{OUTPUT} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$	3.5	4.1		٧
	V _{OH}	$V_{OUTPUT} = 2.0 \text{ V}, I_{OH} = -100 \mu\text{A}$	1.8	1.9		V
	V _{OH}	$V_{OUTPUT} = 1.2 \text{ V}, I_{OH} = -30 \mu\text{A}$	1.0	1.1		V
TCL and V _{IN}						
TCL Input Low Level	V _{IL}	-	V _{SS}		0.8	٧
TCL Input High Level	V _{IH}		2.0		V _{OUTPUT}	٧
Leakage current TCL input	l _U	$V_{SS} \le V_{TCL} \le V_{OUTPUT}$		0.05	1	μΑ
V _{IN} input resistance	R _{VIN}			100		$M\Omega$
Comparator reference 6)7)	V _{REF}	$T_J = 25^{\circ}C$	1.148	1.170	1.200	٧
	V _{REF}	$T_{J} = -20^{\circ}\text{C to } +70^{\circ}\text{C}$	1.123		1.218	٧
	V _{REF}	-	1.123		1.222	٧
Comparator hysteresis 7)	V _{HY1}			2		mV
Level detector of V _{OUTPUT} 8)	V _{HIGH}	$T_J = 25^{\circ}C$	5.78	5.95	6.12	٧
	V _{HIGH}	-	5.60	·	6.30	٧
Hysteresis	V _{HY2}			50		mV

¹⁾

If INPUT is connected to V_{Ss}, no reverse current will flow from the OUTPUT to the INPUT, however the supply current specified will be sank by the OUTPUT to supply the A 6170.

The OUTPUT voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

Regulation is measured at constant junction temperature using pulse testing with a low duty cycle. Changes in OUTPUT voltage due to heating

(V_{HY2}) (see Fig. 4).

effects are covered in the specification for thermal regulation.

The dropout voltage is defined as the INPUT to OUTPUT voltage differential at which the OUTPUT voltage drops 100 mV below its nominal measured at a 1 V differential. Thermal regulation is defined as the change in OUTPUT voltage at a time T after a change in power dissipation is applied, excluding load or line

regulation effects.

The comparator and the voltage regulator have separate voltage references (see "Block Diagram" Fig. 7).

The comparator reference is the power-down reset threshold. The power-on reset threshold equals the comparator reference voltage plus the comparator hysteresis (see Fig. 4).

The level detector of V_{OUTPUT} (V_{HIGH}) is the level when V_{OUTPUT} is rising. The level detector when V_{OUTPUT} is falling equals V_{HIGH} minus the hysteresis



Timing Characteristics


 $V_{\text{INPUT}} = 6.0 \text{ V}, I_{\text{L}} = 100 \ \mu\text{A}, C_{\text{L}} = 10 \ \mu\text{F} + 100 \ \text{nF}, C_{\text{INPUT}} = 22 \ \mu\text{F}, T_{\text{J}} = -40 \ \text{to} + 70 ^{\circ}\text{C}, \text{unless otherwise specified}$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays:						
TCL to Output Pins	T _{DIDO}			250	500	ns
V _{IN} sensitivity	T _{SEN}		1	5	20	μs
Logic Transition Times on all Output Pins	T _{TR}	Load 10 kΩ, 50 pF		30	100	ns
Power-on Reset delay	T _{POR}	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Watchdog Time	T _{WD}	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Open Window Percentage	OWP			±0.2 T _{WD}		
Closed Window Time	T _{CW} .			0.8 T _{WD}		
	T _{CW}	$R_{EXT} = 115 k\Omega, \pm 1\%$	72	80	88	ms
Open Window Time	Tow			0.4 T _{WD}		
	Tow	$R_{EXT} = 115 k\Omega, \pm 1\%$	36	40	44	ms
Watchdog Reset Pulse	T _{WDR}			T _{WD} /40		
	T _{WDR}	$R_{EXT} = 115 \mathrm{k}\Omega, \pm 1\%$		2.5		ms
T _{CL} Input Pulse Width	T _{TCL}		150			ns


Table 4

Timing Waveforms

Watchdog Timeout Period




Voltage Monitoring







Timer Reaction



Combined Voltage and Timer Reaction



Block Diagram





Pin Description

Pin	Name	Function
1	ĒN	Push-pull active low enable output
2	RES	Open drain active low reset output.
		RES must be pulled up to V _{OUTPUT}
1		even if unused
3	TCL	Watchdog timer clear input signal
4	V_{SS}	GND terminal
5	INPUT	Voltage regulator input
6	OUTPUT	Voltage regulator output
7	R	R _{EXT} input for RC oscillator tuning
8	V _{IN}	Voltage comparator input

Table 5

Functional Description

Voltage Regulator

The A 6170 has a 5 V \pm 2%, 100 mA, low dropout voltage regulator. The low supply current (typ. 155 μ A) makes the A 6170 particularly suited to automotive systems then remain energized 24 hours a day. The input voltage range is 3.36 V to 26 V for operation and the input protection includes both reverse battery (negative transients up to 20 V below ground) and load dump (positive transients up to 60 V). There is no reverse current flow from the OUTPUT to the INPUT when the INPUT equals V_{ss}. This feature is important for systems which need to implement (with capacitance) a minimum power supply hold-up time in the event of power failure. To achieve good load regulation a 22 μ F capacitor (or greater) is needed on the INPUT (see Fig. 8). Tantalum or aluminium electrolytics are adequate for the 22 μ F capacitor; film types will work but are relatively expensive. Many aluminium electrolytics have electrolytes that freeze at about -30°C, so tantalums are recommended for operation below -25°C. The important parameters of the 22 µF capacitor are an effective series resistance of \leq 5 Ω and a resonant frequency above 500 kHz.

A 10 μ F capacitor (or greater) and a 100 nF capacitor are required on the OUTPUT to prevent oscillations due to instability. The specification of the 10 μ F capacitor is as per the 22 μ F capacitor on the INPUT (see previous paragraph).

The A 6170 will remain stable and in regulation with no external load and the dropout voltage is typically constant as the input voltage fall to below its minimum level (see Table 2). These features are especially important in CMOS RAM keep-alive applications.

Care must be taken not to exceed the maximum junction temperature $(+70^{\circ}C)$. The power dissipation within the A 6170 is given by the formula:

$$P_{TOTAL} = (V_{INPUT} - V_{OUTPUT}) \cdot I_{OUTPUT} + (V_{INPUT}) \cdot I_{SS}$$

The maximum continuous power dissipation at a given temperature can be calculated using the formula:

$$P_{MAX} = (70^{\circ}C - T_A) / R_{th(i-a)}$$

where $R_{th(j-a)}$ is the thermal resistance from the junction to the ambient and is specified in Table 2. Note the $R_{th(j-a)}$ given in Table 2 assumes that the package is soldered to a PCB. The above formula for maximum power dissipation assumes a constant load (ie. \geq 100 s). The transient thermal resistance for a single pulse is much lower than the continuous value. For example the A 6170 in DIP8 package will have an effective thermal resistance from the junction to the ambient of about 10°C/W for a single 100 ms pulse.

VIN Monitoring

The power-on reset and the power-down reset are generated as a response to the external voltage level on the V_{IN} input. The external voltage level is typically obtained from a voltage divider as shown in Fig. 8. The user uses the external voltage divider to set the desired threshold level for power-on reset and power-down reset in his system. The internal comparator reference voltage is typically 1.17 V.

At power-up the reset output ($\overline{\text{RES}}$) is held low (see Fig. 4). After INPUT reaches 3.36 V (and so OUTPUT reaches at least 3 V) and V_{IN} becomes greater than V_{REF}, the $\overline{\text{RES}}$ output is held low for an additional power-on-reset (POR) delay which is equal to the watchdog time T_{WD} (typically 100 ms with an external resistor of 115 k Ω connected at R pin). The POR delay prevents repeated toggling of $\overline{\text{RES}}$ even if V_{IN} and the INPUT voltage drops out and recovers. The POR delay allows the microprocessor's crystal oscillator time to start and stabilize and ensures correct recognition of the reset signal to the microprocessor.

The $\overline{\text{RES}}$ output goes active low generating the power-down reset whenever V_{IN} falls below V_{REF} . The sensitivity or reaction time of the internal comparator to the voltage level on V_{IN} is typically 5 μ s.

Voltage Window

The reset output (RES) is inactive when V_{IN} is higher than V_{REF} and when V_{OUTPUT} is lower than V_{HIGH} . If V_{IN} is less than V_{REF} or V_{OUTPUT} higher than V_{HIGH} , the reset output goes active low (see Fig. 4).

Timer Programming

The on-chip oscillator with an external resistor R_{EXT} connected between the R pin and V_{SS} (see Fig. 8) allows the user to adjust the power-on reset (POR) delay, watchdog time T_{WD} and with this also the closed and open time windows as well as the watchdog reset pulse width $(T_{\text{WD}}/40)$.

With $R_{EXT} = 115 \text{ k}\Omega$ typical values are:

 $\begin{array}{lll} \text{-Power-on reset delay:} & T_{POR} \text{ is } 100 \text{ ms} \\ \text{-Watchdog time:} & T_{WD} \text{ is } 100 \text{ ms} \\ \text{-Closed window:} & T_{CW} \text{ is } 80 \text{ ms} \\ \text{-Open window:} & T_{ow} \text{ is } 40 \text{ ms} \\ \text{-Watchdog reset:} & T_{WDR} \text{ is } 2.5 \text{ ms} \end{array}$

Note the current consumption increases as the frequency increases.



Watchdog Timeout Period Description

The watchdog timeout period is divided into two parts, a "closed" window and an "open" window (see Fig. 3) and is defined by two parameters, T_{WD} and the Open Window Percentage (OWP).

The closed window starts just after the watchdog timer resets and is defined by $T_{\text{CW}} = T_{\text{WD}} - \text{OWP}(T_{\text{WD}}).$

The open window starts after the closed time window finishes and lasts till $T_{WD} + OWP(T_{WD})$. The open window time is defined by $T_{OW} = 2 \text{ x } OWP(T_{WD})$.

For example if $T_{WD}=100$ ms (actual value) and OWP = \pm 20% this means the closed window lasts during first the 80 ms ($T_{CW}=80$ ms = 100 ms - 0.2 (100 ms)) and the open window the next 40 ms ($T_{OW}=2$ x 0.2 (100 ms) = 40 ms). The watchdog can be serviced between 80 ms and 120 ms after the timer reset. However as the time base is \pm 10% accurate, software must use the following formula for servicing signal \overline{TCL} during the open window: Typically R_{EXT} x 0.87 where R_{EXT} is in $k\Omega$ for T_{WD} in ms (the formula is valid for $R_{EXT} \geq 70$ k Ω). For example, if $R_{EXT}=115$ k Ω then $T_{WD}=100$ ms \pm 10% and the useful open window limits for software are 90 to 110 ms.

Timer Clearing and RES Action

The watchdog circuit monitors the activity of the processor. If the user's software does not send a pulse to the \overline{TCL} input within the programmed open window timeout period a short watchdog \overline{RES} pulse is generated which is equal to T_{WD} / 40 = 2.5 ms typically (see Fig. 5).

With the open window constraint new security is added to conventional watchdogs by monitoring both software cycle time and execution. Should software clear the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution) it will cause the system to be reset. If software is stuck in a loop which includes the routine to clear the watchdog then a conventional watchdog would nake a system reset even though software is malfunctioning; the A 6170 would make a system reset because the watchdog would be cleared too quickly.

If no \overline{TCL} signal is applied before the closed and open windows expire, \overline{RES} will start to generate square waves of period ($T_{CW} + T_{OW} + T_{WDR}$). The watchdog will remain in this state until the next \overline{TCL} falling edge appears during an open window, or until a fresh power-up se-

quence. The system enable output, $\overline{\text{EN}}$, can be used to prevent critical control functions being activated in the event of the system going into this failure mode (see section "Enable - $\overline{\text{EN}}$ Output").

The $\overline{\text{RES}}$ output must be pulled up to V_{OUTPUT} even if the output is not used by the system (see Fig. 8).

Combined Voltage and Timer Action

The combination of voltage and timer actions is illustrated by the sequence of events shown in Fig. 6. On powerup, when the voltage at V_{IN} reaches V_{REE}, the power-onreset, POR, delay is initialized and holds RES active for the time of the POR delay. A TCL pulse will have no effect until this power-on-reset delay is completed. After the POR delay has elapsed. RES goes inactive and the watchdog timer starts acting. If no TCL pulse occurs, $\overline{\text{RES}}$ goes active low for a short time T_{WDR} after each closed and open window period. A TCL pulse coming during the open window clears the watchdog timer. When the TCL pulse occurs too early (during the closed window), RES goes active and a new timeout sequence starts. A voltage drop below the V_{REF} level for longer than typically 5 μ s overrides the timer and immediately forces RES active and EN inactive. Any further TCL pulse has no effect until the next power-up sequence has complet-


Enable - EN Output

The system enable output, EN, is inactive always when RES is active and remains inactive after a RES pulse until the watchdog is serviced correctly 3 consecutive times (ie. the TCL pulse must come in the open window). After three consecutive services of the watchdog with TCL during the open window, the EN goes active low.


A malfunctioning system would be repeatedly reset by the watchdog. In a conventional system critical motor controls could be energized each time reset goes inactive (time allowed for the system to restart) and in this way the electrical motors driven by the system could function out of control. The A 6170 prevents the above failure mode by using the EN output to disable the motor controls until software has successfully cleared the watchdog three times (ie. the system has correctly restarted after a reset condition).



Typical Application




OUTPUT Current versus INPUT Voltage







T_{WD} versus Temperature at 5 V




Two versus R at 5 V




 T_{WD} versus V_{OUTPUT} at $T_J = +25^{\circ}C$



 T_{WD} versus R at $T_J = +25^{\circ} C$












 T_{WD} versus V_{OUTPUT} at $T_J = +70^{\circ}C$




 T_{WD} versus R at $T_J = +70^{\circ} C$



 T_{WD} versus V_{OUTPUT} at $T_J = -40^{\circ} C$




 T_{WD} versus R at $T_J = -40^{\circ} C$






Package and Ordering Information

Dimensions of DIP8 Package



Dimensions of SO8 Package



Ordering Information

The A 6170 is available in the following packages:

Type Package A 6170 8P DIP8 A 6170 8S SO8

When ordering please specify complete part number.



Regulator & Watchdog

Features

- Highly accurate 5 V, 100 mA guaranteed output
- Low dropout voltage, typically 250 mV at 100 mA
- Low quiescent current, typically 155 μA
- Standby mode, maximum current 240 µA (without load on OUTPUT)
- Unregulated DC input can withstand −20 V reverse battery and +60 V power transients
- Fully operational for unregulated DC input voltage up to 26 V and regulated output voltage down to 3.0 V
- Reset output guaranteed for regulated output voltage down to 1.2 V
- No reverse output current
- Very low temperature coefficient for the regulated output
- Current limiting
- Comparator for voltage monitoring, reset threshold 1.17V
- ± 1.5% voltage threshold tolerance at 25°C
- \blacksquare \pm 3% voltage threshold tolerance from -40 to +70°C
- Programmable reset voltage monitoring
- Voltage window, high threshold 5.9 V
- Programmable power on reset (POR) delay
- Watchdog with programmable time windows guarantees a minimum time and a maximum time between software clearing of the watchdog
- Time base accuracy ±10%
- System enable output offers added security
- 3 chip select feed-thru circuit controlled by EN
- TTL/CMOS compatible
- -40°C to +70°C temperature range
- DIP14 and SO14 packages


Description

The A 6173 offers a high level of integration by combining voltage regulation, voltage monitoring and software monitoring in an 14 lead package. The voltage regulator has a low dropout voltage (typ. 250 mV at 100 mA) and a low quiescent current (155 μ A). The quiescent current increases only slightly in dropout prolonging battery life. Built-in protection includes a positive transient absorber for up to 60 V (load dump) and the ability to survive an unregulated input voltage transient of -20 V (reverse battery). The input may be connected to ground or a reverse voltage without reverse current flow from the output to the input. A comparator monitors the voltage applied at the V_{IN} input comparing it with an internal 1.17 V reference. The power-on reset function is initialized after V_{IN} reaches 1.17 V and takes the reset output inactive after T_{POB} depending of external resistance. The reset output goes active low when the VIN voltage is less than 1.17 V. The RES and EN outputs are guaranteed to be in a correct state for a regulated output voltage as low as 1.2 V. The watchdog function monitors software cycle time and execution. If software clears the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution) it will cause the system to be reset. The system enable output prevents critical control functions being activated until software has successfully cleared the watchdog three times. Such a security could be used to prevent motor controls being energized on repeated resets of a faulty system.


Applications

- Industrial electronics
- Cellular telephones
- Security systems
- Battery powered products
- High efficiency linear power supplies

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Continuous voltage at INPUT		
to V _{SS}	V _{INPUT}	-0.3 to +30 V
Transients on INPUT for		
t $<$ 100 ms and duty cycle 1%	V_{TRANS}	-20 to +60 V
Max. voltage at any signal pin	V _{MAX}	OUTPUT+0.3V
Min. voltage at any signal pin	V _{MIN}	V _{SS} −0.3V
Storage temperature	T _{STO}	-65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V_{Smax}	1000V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating junction					
temperature	T _J	-40		+70	°C
INPUT voltage 1)	V _{INPUT}	3.36		26	٧
OUTPUT voltage 1)2)	V _{OUTPUT}	3.0			٧
RES&EN guaranteed 3)	VOUTPUT	1.2			٧
OUTPUT current 4)	IOUTPUT			100	mA
Comparator input					
voltage	VIN	0		V_{OUTPUT}	V
RC-oscillator					
programming	R	10		1000	kΩ
Thermal resistance from					
junction to ambient 5)					
- DIP14	R _{th(j-a)}			100	°C/W
- SO14	$R_{th(j-a)}$			150	°C/W

Table 2

- ¹⁾ Full operation guaranteed. To achieve the load regulation specified in Table 3 a 22 μF capacitor or greater is required on the INPUT, see Fig. 9. The 22 μF must have an effective resistance ≤ 5 Ω and a resonant frequency above 500 kHz.
- 2) A 10 µF load capacitor and a 100 nF decoupling capacitor are required on the regulator OUTPUT for stability. The 10 µF must have an effective series resistance of ≤ 5 Ω and a resonant frequency above 500 kHz.
- 3) RES must be pulled up externally to V_{OUTPUT} even if it is unused. (Note: RES and EN are used as inputs by EM test.)
- 4) The OUTPUT current will not apply for all possible combinations of input voltage and output current. Combinations that would require the A 6173 to work above the maximum junction temperature (70°C) must be avoided.
- 5) The thermal resistance specified assumes the package is soldered to a PCB.



Electrical Characteristics

 $V_{\text{INPUT}} = 6.0 \text{ V}$, $C_L = 10 \,\mu\text{F} + 100 \,\text{nF}$, $C_{\text{INPUT}} = 22 \,\mu\text{F}$, $T_J = -40 \,\text{to} + 70 \,^{\circ}\text{C}$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Supply current in standby mode	I _{SS}	$R_{EXT} = don't care, TCL = V_{OUTPUT},$				
		$V_{IN} = 0 \text{ V}, I_{I} = 100 \mu\text{A}$			240	μΑ
Supply current 1)	Iss	$R_{EXT} = 100 \text{ k}\Omega$, I/Ps at V_{OUTPUT} ,				'
		O/Ps 1 M Ω to V _{OUTPUT} , $I_L = 100 \mu$ A		155	300	μΑ
Supply current 1)	Iss	$R_{EXT} = 100 \text{ k}\Omega$, I/Ps at V_{OUTPUT} ,				
		O/Ps 1 M Ω to V _{OUTPUT} , I _L = 100 mA		1.7	4.2	mA
Output voltage	V _{OUTPUT}	$I_L = 100 \mu\text{A}$	4.88		5.12	V
Output voltage	V _{OUTPUT}	$100 \mu\text{A} \le I_{L} \le 100 \text{mA},$]
	1	-40°C ≤ T _J ≤ 70°C	4.85		5.15	V
Output voltage temperature						1
coefficient 2)	V _{th(coeff)}			50	180	ppm/°C
Line regulation 3)	V _{LINE}	$6 \text{ V} \le \text{V}_{\text{INPUT}} \le 26 \text{ V}, I_{\text{L}} = 1 \text{ mA},$				1 1
	1	$T_{\rm J} = 70^{\circ} {\rm C}$		0.2	0.5	%
Load regulation 3)	V _L	$100 \mu\text{A} \le I_{\text{L}} \le 100 \text{mA}$		0.2	0.6	%
Dropout voltage 4)	V _{DROPOUT}	$I_1 = 100 \mu\text{A}$		40	170	mV
Dropout voltage 4)	V _{DROPOUT}	I ₁ = 100 mA			420	mV
Dropout supply current	Iss	$V_{INPUT} = 4.5 \text{ V}, I_L = 100 \mu\text{A},$				1
		$R_{EXT} = 100 \text{ k}\Omega$, O/Ps 1 M Ω to				1 1
		V _{OUTPUT} , I/Ps at V _{OUTPUT}		300	560	μΑ
Thermal regulation 5)	V _{thr}	$T_1 = 25^{\circ}C, I_1 = 50 \text{ mA},$				l ' I
1	"	$V_{INPUT} = 26 \text{ V}, T = 10 \text{ ms}$		0.05	0.25	%/W
Current limit	I _{Lmax}	OUTPUT tied to V _{SS}			450	mA
OUTPUT noise, 10Hz to 100kHz	V _{NOISE}			200		μV rms

 $3.0 \le V_{OUTPUT} \le 5.5 \text{ V}$, $I_1 = 100 \mu\text{A}$, $C_1 = 10 \mu\text{F} + 100 \text{ nF}$, $C_{INPLIT} = 22 \mu\text{F}$, $T_2 = -40 \text{ to } +70 ^{\circ}\text{C}$, unless otherwise specified

σισ = τουροι = σισ τ, ι <u>ε</u> του μπι,	οο μ.	TOOTH, CINPUT 22 per, 13		<u> </u>		
RES, EN and CS _{OUT1/2/3}						
Output Low Voltage	V _{OL}	$V_{OUTPUT} = 4.5 \text{ V}, I_{OL} = 20 \text{ mA}$		0.4		٧
,	V_{OL}	$V_{OUTPUT} = 4.5 \text{ V}, I_{OL} = 8 \text{ mA}$		0.2	0.4	V
	V _{OL}	$V_{OUTPUT} = 2.0 \text{ V}, I_{OL} = 4 \text{ mA}$		0.2	0.4	V
	V_{OL}	$V_{OUTPUT} = 1.2 \text{ V}, I_{OL} = 0.5 \text{ mA}$		0.06	0.2	V
EN and CS _{OUT1/2/3}						
Output High Voltage	V _{OH}	$V_{OUTPUT} = 4.5 \text{ V}, I_{OH} = -1 \text{ mA}$	3.5	4.1		V
	V_{OH}	$V_{OUTPUT} = 2.0 \text{ V}, I_{OH} = -100 \mu\text{A}$	1.8	1.9		٧
	V _{OH}	$V_{OUTPUT} = 1.2 \text{ V}, I_{OH} = -30 \mu\text{A}$	1.0	. 1.1		V
TCL, V _{IN} and CS _{IN1/2/3}						
TCL and CS _{IN1/2/3} Input Low Level	V_{IL}		V _{SS}		0.8	٧
TCL and CS _{IN1/2/3} Input High Level	V _{IH}		2.0		V _{OUTPUT}	V
Leakage current TCL input	lu	$V_{SS} \le V_{TCL} \le V_{OUTPUT}$		0.05	1	μ A
V _{IN} input resistance	R _{VIN}	·		100		MΩ
Comparator reference 6)7)	V_{REF}	$T_J = 25^{\circ}C$	1.148	1.170	1.200	V
	V_{REF}	$T_{J} = -20^{\circ}\text{C to} + 70^{\circ}\text{C}$	1.123		1.218	V
	V_{REF}		1.123		1.222	V
Comparator hysteresis 7)	V_{HY1}			2		mV
Level detector of V _{OUTPUT} 8)	V_{HIGH}	T _J = 25°C	5.78	5.95	6.12	V
	V_{HIGH}		5.60		6.30	V
Hysteresis	V _{HY2}			50		mV

Thermal regulation is defined as the change in OUTPUT voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects.

The comparator and the voltage regulator have separate voltage references (see "Block Diagram" Fig. 8).

The comparator reference is the power-down reset threshold. The power-on reset threshold equals the comparator reference voltage plus the com-

If INPUT is connected to V_{ss}, no reverse current will flow from the OUTPUT to the INPUT, however the supply current specified will be sank by the OUTPUT to supply the A 6173.
The OUTPUT voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
Regulation is measured at constant junction temperature using pulse testing with a low duty cycle. Changes in OUTPUT voltage due to heating

effects are covered in the specification for thermal regulation.

The dropout voltage is defined as the INPUT to OUTPUT voltage differential at which the OUTPUT voltage drops 100 mV below its nominal measured at a 1 V differential.

parator hysteresis (see Fig. 5).
The level detector of V_{OUTPUT} (V_{HIGH}) is the level when V_{OUTPUT} is rising. The level detector when V_{OUTPUT} is falling equals V_{HIGH} minus the hysteresis



Timing Characteristics


 $V_{\text{INPUT}}=6.0\,\text{V}, I_{\text{L}}=100\,\mu\text{A}, C_{\text{L}}=10\,\mu\text{F}+100\,\text{nF}, C_{\text{INPUT}}=22\,\mu\text{F}, T_{\text{J}}=-40\,\text{to}+70^{\circ}\text{C}, \text{unless otherwise specified}$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delays:						
TCL to Output Pins	T _{DIDO}			250	500	ns
$\overline{CS_{INx}}$ to $\overline{CS_{OUTx}}$ at rising edge	T _{CSH}			125	200	ns
CS _{INx} to CS _{OUTx} at falling edge	T _{CSL}			75	150	ns
V _{IN} sensitivity	T _{SEN}		1	5	20	μs
Logic Transition Times on all Output Pins	T _{TR}	Load 10 kΩ, 50 pF		30	100	ns
Power-on Reset delay	T _{POR}	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Watchdog Time	T _{WD}	$R_{EXT} = 115 k\Omega, \pm 1\%$	90	100	110	ms
Open Window Percentage	OWP			±0.2 T _{WD}		
Closed Window Time	T _{cw}			0.8 T _{WD}		
	T _{CW}	$R_{EXT} = 115 \mathrm{k}\Omega, \pm 1\%$	72	80	88	ms
Open Window Time	Tow			0.4 T _{WD}		
	Tow	$R_{EXT} = 115 \mathrm{k}\Omega, \pm 1\%$	36	40	44	ms
Watchdog Reset Pulse	T _{WDR}			T _{WD} /40		
	T _{WDR}	$R_{EXT} = 1.15 \mathrm{k}\Omega, \pm 1\%$		2.5		ms
T _{CL} Input Pulse Width	T _{TCL}		150			ns


Table 4

Timing Waveforms

Watchdog Timeout Period




Chip Select







Voltage Monitoring



Timer Reaction




Combined Voltage and Timer Reaction





Block Diagram



Pin Description

Pin	Name	Function
1	CS _{OUT3}	Push-pull active low chip select output 3
2	CS _{OUT2}	Push-pull active low chip select output 2
3	CS _{OUT1}	Push-pull active low chip select output 1
4	EN	Push-pull active low enable output
5	RES	Open drain active low reset output.
		RES must be pulled up to V _{OUTPUT}
1		even if unused
6	TCL	Watchdog timer clear input signal
7	V _{SS}	GND terminal
8	INPUT	Voltage regulator input
9	OUTPUT	Voltage regulator output
10	R	R _{EXT} input for RC oscillator tuning
11	V _{IN}	Voltage comparator input
12	CS _{IN1}	Chip select input 1
13	CS _{IN2}	Chip select input 2
14	CS _{IN3}	Chip select input 3

Table 5

Functional Description

Voltage Regulator

The A 6173 has a 5 V \pm 2%, 100 mA, low dropout voltage regulator. The low supply current (typ. 155 μ A) makes the A 6173 particularly suited to automotive systems

then remain energized 24 hours a day. The input voltage range is 3.36 V to 26 V for operation and the input protection includes both reverse battery (negative transients up to 20 V below ground) and load dump (positive transients up to 60 V). There is no reverse current flow from the OUTPUT to the INPUT when the INPUT equals Vss. This feature is important for systems which need to implement (with capacitance) a minimum power supply hold-up time in the event of power failure. To achieve good load regulation a 22 µF capacitor (or greater) is needed on the INPUT (see Fig. 9). Tantalum or aluminium electrolytics are adequate for the 22 μ F capacitor; film types will work but are relatively expensive. Many aluminium electrolytics have electrolytes that freeze at about -30°C, so tantalums are recommended for operation below -25°C. The important parameters of the 22 μ F capacitor are an effective series resistance of \leq 5 Ω and a resonant frequency above 500 kHz.

A 10 μ F capacitor (or greater) and a 100 nF capacitor are required on the OUTPUT to prevent oscillations due to instability. The specification of the 10 μ F capacitor is as per the 22 μ F capacitor on the INPUT (see previous paragraph).

The A 6173 will remain stable and in regulation with no external load and the dropout voltage is typically constant as the input voltage fall to below its minimum level (see Table 2). These features are especially important in CMOS RAM keep-alive applications.

Care must be taken not to exceed the maximum junction



temperature $(+70^{\circ}\text{C})$. The power dissipation within the A 6173 is given by the formula:

The maximum continuous power dissipation at a given temperature can be calculated using the formula:

$$P_{MAX} = (70^{\circ}C - T_A) / R_{th(i-a)}$$

where $R_{th(j-a)}$ is the thermal resistance from the junction to the ambient and is specified in Table 2. Note the $R_{th(j-a)}$ given in Table 2 assumes that the package is soldered to a PCB. The above formula for maximum power dissipation assumes a constant load (ie. \geq 100 s). The transient thermal resistance for a single pulse is much lower than the continuous value. For example the A 6173 in DIP14 package will have an effective thermal resistance from the junction to the ambient of about 9°C/W for a single 100 ms pulse.

V_{IN} Monitoring

The power-on reset and the power-down reset are generated as a response to the external voltage level on the $V_{\rm IN}$ input. The external voltage level is typically obtained from a voltage divider as shown in Fig. 9. The user uses the external voltage divider to set the desired threshold level for power-on reset and power-down reset in his system. The internal comparator reference voltage is typically 1.17 V.

At power-up the reset output ($\overline{\text{RES}}$) is held low (see Fig. 5). After INPUT reaches 3.36 V (and so OUTPUT reaches at least 3 V) and V_{IN} becomes greater than V_{REF}, the $\overline{\text{RE}}$ 3 output is held low for an additional power-on-reset (POR) delay which is equal to the watchdog time T_{WD} (typically 100 ms with an external resistor of 115 k Ω connected at R pin). The POR delay prevents repeated toggling of $\overline{\text{RES}}$ even if V_{IN} and the INPUT voltage drops out and recovers. The POR delay allows the microprocessor's crystal oscillator time to start and stabilize and ensures correct recognition of the reset signal to the microprocessor.

The RES output goes active low generating the power-down reset whenever $V_{\rm IN}$ falls below $V_{\rm REF}$. The sensitivity or reaction time of the internal comparator to the voltage level on $V_{\rm IN}$ is typically 5 μ s.

Voltage Window

The reset output (RES) is inactive when V_{IN} is higher than V_{REF} and when V_{OUTPUT} is lower than V_{HIGH} . If V_{N} is less than V_{REF} or V_{OUTPUT} higher than V_{HIGH} , the reset output goes active low (see Fig. 5).

Timer Programming

The on-chip oscillator with an external resistor R_{EXT} connected between the R pin and V_{SS} (see Fig. 9) allows the user to adjust the power-on reset (POR) delay, watchdog time T_{WD} and with this also the closed and open time windows as well as the watchdog reset pulse width ($T_{WD}/40$). With $R_{EXT}=115~\mathrm{k}\Omega$ typical values are:

 Note the current consumption increases as the frequency increases.

Watchdog Timeout Period Description

The watchdog timeout period is divided into two parts, a "closed" window and an "open" window (see Fig. 3) and is defined by two parameters, T_{WD} and the Open Window Percentage (OWP).

The closed window starts just after the watchdog timer resets and is defined by $T_{CW} = T_{WD} - OWP(T_{WD})$.

The open window starts after the closed time window finishes and lasts till $T_{WD} + OWP(T_{WD})$. The open window time is defined by $T_{OW} = 2 \times OWP(T_{WD})$.

For example if $T_{WD}=100$ ms (actual value) and $OWP=\pm20\%$ this means the closed window lasts during first the 80 ms ($T_{CW}=80$ ms =100 ms -0.2 (100 ms)) and the open window the next 40 ms ($T_{CW}=2$ x 0.2 (100 ms) = 40 ms). The watchdog can be serviced between 80 ms and 120 ms after the timer reset. However as the time base is $\pm10\%$ accurate, software must use the following formula for servicing signal \overline{TCL} during the open window: Typically R_{EXT} x 0.87 where R_{EXT} is in $k\Omega$ for T_{WD} in ms (the formula is valid for $R_{EXT} = 70$ $k\Omega$). For example, if $R_{EXT}=115$ $k\Omega$ then $T_{WD}=100$ ms $\pm10\%$ and the useful open window limits for software are 90 to 110 ms.

Timer Clearing and RES Action

The watchdog circuit monitors the activity of the processor. If the user's software does not send a pulse to the \overline{TCL} input within the programmed open window timeout period a short watchdog RES pulse is generated which is equal to $T_{WD}/40=2.5$ ms typically (see Fig. 6).

With the open window constraint new security is added to conventional watchdogs by monitoring both software cycle time and execution. Should software clear the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution) it will cause the system to be reset. If software is stuck in a loop which includes the routine to clear the watchdog then a conventional watchdog would not make a system reset even though software is malfunctioning; the A 6173 would make a system reset because the watchdog would be cleared too quickly.

If no \overline{TCL} signal is applied before the closed and open windows expire, \overline{RES} will start to generate square waves of period ($T_{CW} + T_{OW} + T_{WDR}$). The watchdog will remain in this state until the next \overline{TCL} falling edge appears during an open window, or until a fresh power-up sequence. The system enable output, \overline{EN} , can be used to prevent critical control functions being activated in the event of the system going into this failure mode (see section "Enable - \overline{EN} Output").

The $\overline{\text{RES}}$ output must be pulled up to V_{OUTPUT} even if the output is not used by the system (see Fig. 9).

Combined Voltage and Timer Action

The combination of voltage and timer actions is illustrated by the sequence of events shown in Fig. 7. On power-up, when the voltage at $V_{\rm IN}$ reaches $V_{\rm REF}$, the power-onreset, POR, delay is initialized and holds $\overline{\rm RES}$ active for the time of the POR delay. A $\overline{\rm TCL}$ pulse will have no effect until this power-on-reset delay is completed. After the POR delay has elapsed, $\overline{\rm RES}$ goes inactive and the




watchdog timer starts acting. If no TCL pulse occurs, RES goes active low for a short time T_{WDR} after each closed and open window period. A TCL pulse coming during the open window clears the watchdog timer. When the TCL pulse occurs too early (during the closed window), RES goes active and a new timeout sequence starts. A voltage drop below the V_{REF} level for longer than typically 5 μ s overrides the timer and immediately forces RES active and EN inactive. Any further TCL pulse has no effect until the next power-up sequence has completed.


Enable - EN Output

The system enable output, EN, is inactive always when RES is active and remains inactive after a RES pulse until the watchdog is serviced correctly 3 consecutive times (ie. the TCL pulse must come in the open window). After three consecutive services of the watchdog with TCL during the open window, the EN goes active low. A malfunctioning system would be repeatedly reset by the watchdog. In a conventional system critical motor controls could be energized each time reset goes inactive (time allowed for the system to restart) and in this way the electrical motors driven by the system could function out of control. The A 6173 prevents the above failure mode by using the EN output to disable the motor controls until software has successfully cleared the watchdog three times (ie. the system has correctly restarted after a reset condition).

Typical Application




OUTPUT Current Versus INPUT Voltage







Two versus Temperature at 5 V




T_{WD} versus R at 5 V



T_{WD} versus V_{OUTPUT} at $T_J = +25^{\circ}C$




T_{WD} versus R at $T_J = +25^{\circ}C$






 T_{WD} versus R at $T_J = +25^{\circ}C$







 T_{WD} versus V_{OUTPUT} at $T_J = +70^{\circ} C$




 T_{WD} versus R at $T_J = +70^{\circ}C$



 T_{WD} versus V_{OUTPUT} at $T_J = -40^{\circ} C$




 T_{WD} versus R at $T_J = -40^{\circ}C$






Package and Ordering Information

Dimensions of DIP14 Package



Dimensions of SO14 Package



Ordering Information

The A 6173 is available in the following packages:

Type Package A6173 14P DIP14 A6173 14S SO14

When ordering please specify complete part number.



Regulator with Smart Reset

Features

- Supply voltage monitoring
- Highly accurate 5 V, 100 mA guaranteed output
- Low dropout voltage, typically 250 mV at 100 mA
- Low quiescent current, typically 100 μ A
- Standby mode, maximum current 210 μA (without load on OUTPUT)
- Unregulated DC input can withstand −20 V reverse battery and +60 V power transients
- Fully operational for unregulated DC input voltage up to 26 V and regulated output voltage down to 1 V
- Reset output guaranteed for regulated output voltage down to 1 V
- No reverse output current
- Very low temperature coefficient for the regulated output
- Current limiting
- Clear microprocessor restart after power up
- Time base accuracy ± 10%
- Push-pull or Open drain output
- -40°C to +85°C temperature range
- DIP8 and SO8 packages


Description


The A 6300 offers a high level of integration by combining voltage regulation and voltage monitoring. The voltage regulator has a low dropout voltage (typ. 250 mV at 100 mA) and a low quiescent current (100 μ A). The quiescent current increases only slightly in dropout prolonging battery life. Built-in protection includes a positive transient absorber for up to 60 V (load dump) and the ability to survive an unregulated input voltage transient of -20 V (reverse battery). The INPUT may be connected to ground or a reverse voltage without reverse current flow from the OUTPUT to the INPUT. Upon the OUTPUT voltage rising above V_{TH}, the reset output, whether RES or \overline{RES} , will remain active (Res = 1, \overline{RES} = 0) for an ad ditional time of 50 ms. This allows the system voltage and the oscillator of the microprocessor to stabilize before they becomes fully active. When VOUTPUT falls below VTH, the reset output goes active. Threshold voltage can be obtained in different versions: 2 V, 2.4 V, 2.8 V, 3.5 V, 4 V.

Applications

- White / brown goods
- Industrial electronics
- Automotive electronicsCellular telephones
- Security systems
- Security systems
- Battery powered products
- High efficiency linear power supplies

Typical Operating Configuration







Parameter	Symbol	Conditions
Continuous voltage at INPUT		
to V _{SS}	VINPUT	-0.3 to +30 V
Transients on INPUT for		
t < 100 ms and duty cycle 1%	V_{TRANS}	-20 to +60 V
Max. voltage at any signal pin	V _{MAX}	OUTPUT+0.3V
Min. voltage at any signal pin	V_{MIN}	V _{SS} −0.3V
Storage temperature	T _{STO}	-65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V _{Smax}	1000V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating junction					
temperature	TJ	-40		+85	℃
INPUT voltage 1)	VINPUT	2.3		26	l v
OUTPUT voltage 1)2)	VOUTPUT	1.0			V
Reset output guaranteed	VOUTPUT	1.0			٧
OUTPUT current 3)	IOUTPUT			100	mA
Thermal resistance from junction to ambient 4)					
- DIP8	R _{th(j-a)}			105	°C/W
- SO8	R _{th(j-a)}			160	°C/W

Table 2

- ¹⁾ Full operation guaranteed. To achieve the load regulation specified in Table 3 a 22 μ F capacitor or greater is required on the INPUT, see Fig. 6. The 22 μ F must have an effective resistance \leq 5 Ω and a resonant frequency above 500 kHz.
- 2) A 10 µF load capacitor and a 100 nF decoupling capacitor are required on the regulator OUTPUT for stability. The 10 µF must have an effective series resistance of ≤ 5 Ω and a resonant frequency above 500 kHz.
- 3) The OUTPUT current will not apply for all possible combinations of input voltage and output current. Combinations that would require the A 6300 to work above the maximum junction temperature (85°C) must be avoided.
- 4) The thermal resistance specified assumes the pakkage is soldered to a PCB.



Electrical Characteristics

 $V_{\text{INPUT}} = 6.0 \text{ V}, C_{\text{L}} = 10 \ \mu\text{F} + 100 \ \text{nF}, C_{\text{INPUT}} = 22 \ \mu\text{F}, T_{\text{J}} = -40 \ \text{to} \ +85 ^{\circ}\text{C}, \text{ unless otherwise specified}$

Parameter	Symbol	Test Conditions	Min.	Min. 25°C	Тур.	Max. 25°C	Max.	Unit
Supply current in								
standby mode	Iss	Reset output open, $I_L = 100 \mu\text{A}$			100		210	μ A
Supply current ¹⁾	Iss	Reset output open, I _L = 100 mA			1.7		4.2	mA
Output voltage	V _{OUTPUT}	$I_L = 100 \mu A$	4.88				5.12	V
Output voltage	V_{OUTPUT}	$100 \mu\text{A} \le \text{I}_{\text{L}} \le 100 \text{mA}$	4.85				5.15	V
Output voltage temperature coefficient ²⁾	$V_{\text{th(coeff)}}$				50		180	ppm/°C
Line regulation ³⁾	V_{Line}	$6 \text{ V} \le \text{V}_{\text{INPUT}} \le 26 \text{ V}, \text{I}_{\text{L}} = 1 \text{ mA},$ $\text{T}_{\text{L}} = 85^{\circ}\text{C}$			0.2		0.5	%
Load regulation3)	V _i	$100 \mu \text{A} \le \text{I}_1 \le 100 \text{mA}$			0.2		0.6	%
Dropout voltage ⁴⁾	V _{DROPOUT}	$I_1 = 100 \mu\text{A}$			40		170	mV
Dropout voltage ⁴⁾	V _{DROPOUT}	I ₁ = 100 mA					420	mV
Dropout supply current	I _{SS}	$V_{INPLIT} = 4.5 \text{ V}, i_1 = 100 \mu\text{A}$			300		560	μΑ
Thermal regulation ⁵⁾	V_{thr}	$T_J = 25^{\circ}\text{C}, I_L = 50 \text{ mA},$ $V_{\text{INPLIT}} = 26 \text{ V}, T = 10 \text{ ms}$			0.05		0.25	%/W
Current limit	I _{Lmax}	OUTPUT tied to V _{SS}					450	mA
OUTPUT moise, 10 Hz to	Liliax	33						
100 kHz	V _{NOISE}		l		200			μV rms
Threshold voltage	V_{TH}	Version: AA, AG, AM	1.77	1.84	1.95	2.04	2.17	V
	V_{TH}	Version: AB, AH, AN	2.09	2.18	2.32	2.41	2.55	V
	V _{TH}	Version: AC, AI, AO Version: AD, AJ, AP	2.48	2.59 3.23	2.73 3.42	2.86 3.59	3.03	V V
	V_{TH}	Version: AE, AK, AQ	3.55	3.70	3.88	4.08	4.32	ľ
Threshold hysteresis	V _{HYS}	10.0.0			25			mV
RES Output Low Level	V _{OL}	$V_{OUTPUT} = 5 \text{ V}, I_{OL} = 8 \text{ mA}$		l	175		400	mV
1 120 Odipar 2011 2010	V _{OL}	$V_{OUTPUT} = 3 \text{ V}, I_{OL} = 4 \text{ mA}$			140		300	mV
	V _{OL}	$V_{OUTPUT} = 1 \text{ V}, I_{OL} = 50 \mu\text{A}$			20		90	mV
RES Output High Level	V _{OH}	$V_{OUTPUT} = 5 \text{ V}, I_{OH} = -8 \text{ mA}$	4.3		4.5			V
	V _{OH}	$V_{OUTPUT} = 3 V, I_{OH} = -4 mA$	2.3		2.6			V
Leakage current 6)	V _{OH}	$V_{OUTPUT} = 1 \text{ V}, I_{OH} = -100 \mu\text{A}$	850		970 0.05		1	mV μA
Leakage current	LEAK	$V_{OUTPUT} = 5 V$	L	L	0.03		<u> </u>	μη

If INPUT is connected to V_{SS}, no reverse current will flow from the OUTPUT to the INPUT, however the supply current specified will be sank by the OUTPUT to supply the A 6300.

The OUTPUT voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.

Regulation is measured at constant junction temperature using pulse testing with a low duty cycle. Changes in OUTPUT voltage due to heating effects are covered in the specification for thermal regulation.

⁴⁾ The dropout voltage is defined as the INPUT to OUTPUT voltage differential at which the OUTPUT voltage drops 100 mV below its nominal measured at a 1 V differential.

⁵⁾ Thermal regulation is defined as the change in OUTPUT voltage at a time T after a change in power dissipation is applied, excluding load or line regulation effects.

Only for open drain versions.



Timing Characteristics


 $V_{OUTPUT} = 5.0 \text{ V}, C_L = 10 \ \mu\text{F} + 100 \ \text{nF}, C_{INPUT} = 22 \ \mu\text{F}, T_J = -40 \ \text{to} + 85^{\circ}\text{C}, \text{ unless otherwise specified}$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Power-on Reset time	t _{POR}		25	50	75	ms
Sensitivity ¹⁾	t _{SEN}	$V_{OUTPUT} = 5 \text{ V to 3 V in 5 } \mu \text{s}$	20	0.8 · t _R		μs
Propagation time1)	t _R	$V_{OUTPUT} = 5 \text{ V to } 3 \text{ V in } 5 \mu \text{s}$	22	75	150	μs


Table 4

Timing Waveforms

Voltage Monitoring



Block Diagram





Pin Description

Pin	Name	Function
1	RES or RES	Reset output
2	V_{SS}	Supply ground
3	N.C.	Not connected
4	N.C.	Not connected
5	N.C.	Not connected
6	INPUT	Unregulated positive supply
7	OUTPUT	Regulated output
8	N.C.	Not connected

Table 5

Functional Description

Voltage Regulator

The A 6300 has a 5 V \pm 2%, 100 mA, low dropout voltage regulator. The low supply current (typ. 100 μ A) makes the A 6300 particularly suited to automotive systems then remain energized 24 hours a day. The input voltage range is 2.3 V to 26 V for operation and the input protection includes both reverse battery (negative transients up to 20 V below ground) and load dump (positive transients up to 60 V). There is no reverse current flow from the OUTPUT to the INPUT when the INPUT equals Vss. This feature is important for systems which need to implement (with capacitance) a minimum power supply hold-up time in the event of power failure. To achieve good load regulation a 22 μ F capacitor (or greater) is needed on the INPUT (see Fig. 5). Tantalum or aluminium electrolytics are adequate for the 22 μ F capacitor; film types will work but are relatively expensive. Many aluminium electrolytics have electrolytes that freeze at about -30°C, so tantalums are recommended for operation below -25°C. The important parameters of the 22 µF capacitor are an effective series resistance of \leq 5 Ω and a resonant frequency above 500 kHz.

A 10 μ F capacitor (or greater) and a 100 nF capacitor are required on the OUTPUT to prevent oscillations due to instability. The specification of the 10 μ F capacitor is as per the 22 μ F capacitor on the INPUT (see previous paragraph).

The A 6300 will remain stable and in regulation with no external load and the dropout voltage is typically constant as the input voltage fall to below its minimum level (see Table 2). These features are especially important in CMOS RAM keep-alive applications.

Voltage Monitoring

The power-on reset and the power-down reset are generated internally with a voltage comparison of the voltage reference and the resistor divider (see Fig. 4).

At power-up the reset output (RES) is held low (see Fig. 3). After OUTPUT reaches V_{TH} , the RES output is held low for an additional power-on reset delay t_{POR} (typically 50 ms). The power-on reset delay prevents repeated toggling of RES even if V_{OUTPUT} and the INPUT voltage drops out and recovers. The POR delay allows the microprocessor's crystal oscillator time to stabilize and to ensure correct recognition of the reset signal to the microprocessor.

The $\stackrel{\frown}{\text{RES}}$ output goes active low generating the power-down reset whenever V_{OUTPUT} falls below V_{TH}. The sensitivity or reaction time of the internal comparator to the voltage level on V_{IN} is typically 70 μ s.

Temperature Consideration

Care must be taken not to exceed the maximum junction temperature (85°C). The power dissipation within the A 6300 is given by the formula:


$$\begin{split} T_{\text{TOTAL}} &= (V_{\text{INPUT}} - V_{\text{OUTPUT}}) \cdot I_{\text{OUTPUT}} + (V_{\text{INPUT}}) \cdot I_{\text{SS}} \\ \text{The maximum continuous power dissipation at a given temperature can be calculated using the formula:} \end{split}$$

$$P_{\text{max}} = (85^{\circ}\text{C} - T_{\text{A}}) / R_{\text{th(j-a)}}$$


where $R_{th(j-a)}$ is the thermal resistance from the junction to the ambient and is specified in Table 2. Note the $R_{th(j-a)}$ given in Table 2 assumes that the package is soldered to a PCB. The above formula for maximum power dissipation assumes a constant load (i.e. ≥ 100 s). The transient thermal resistance for a single pulse is much lower than the continuous value. For example the A 6300 in DIP8 package will have an effective thermal resistance from the junction to the ambient of about 10°C/W for a single 100 ms pulse.



OUTPUT Current versus INPUT Voltage




Typical Application






Package and Ordering Information

Dimensions of DIP8 Package



Dimensions of SO8 Package



Ordering Information

The A 6300 is available with Push-pull or Open drain output stage and Reset active low or high.

Ordering form: A 6300 < version letter > < packaging >

Example: Regulator with: - Reset active low

Open drain output
 4.0 V threshold

In DIP8 package: A 6300 AQ 8P

In SO8 package: A 6300 AQ 8S

When ordering, please specify the complete part number.

Version letter definition

Output stage	Threshold voltage [V]				[V]
	2.0	2.4	2.8	3.5	4.0
Push-pull, reset active low Push-pull, reset active high Open drain, reset active low		AH*	AC* AI* AO*	AD* AJ* AP	AE* AK* AQ

^{*} on request

•				

Interface



Table of Contents				
V 6910	DUAL Two Channel Level Shifter	9- 3		
V 6912	Two Channel Level Shifter	9 - 7		
V 6915	DUAL Two Channel Level Shifter with High Noise Immunity	9-11		
V 6917	Two Channel Level Shifter with High Noise Immunity	9-15		



DUAL Two Channel Level Shifter

Features

- DUAL two bit wide TTL compatible with 2 separated OE pin for bus capability
- 4 separated Input / Output Power Supplies
- Fully operational from 1.5 V to 10 V
- \blacksquare Standby current: typ. 100 nA at $V_{DD} = V_{CC} = 10 \text{ V}$
- TTL / CMOS compatibility
- Push-pull or Open drain outputs
- -40°C to +85°C temperature range
- DIP16 and SO16 packages

Description


The V 6910 is a CMOS device which shifts digital signal levels from V_{DDx} to $V_{CCx}.$ The voltage of V_{DDx} can be higher or lower than $V_{CCx}.$ The outputs can be set into a high impedance state by pulling the \overline{OE} to "1". These functions allow a bidirectional communication between two systems which have different power supplies.


Applications

Any system needing a voltage interface, such as:

- Interface between peripherals or between peripherals and microprocessor
- To drive a D/A or an A/D converter from a 5 V control system
- Data communication
- Bus repeater

Typical Operating Configuration







Parameter	Symbol	Conditions
Max. voltage at V _{DDx}	V _{DDmax}	V _{SS} + 10 V
Max. voltage at V _{CCx}	V_{CCmax}	$V_{SS} + 10 V$
Min. voltage at V _{DDx}	V_{DDmin}	$V_{SS} - 0.3 V$
Min. voltage at V _{CCx}	V_{CCmin}	$V_{SS} - 0.3 V$
Max. voltage at any input pin	V _{INmax}	$V_{DD} + 0.3 V$
Min. voltage at any input pin	V _{INmin}	$V_{SS} - 0.3 V$
Max. voltage at any output pin	V _{OUTmax}	$V_{CC} + 0.3 V$
Min. voltage at any output pin	V_{OUTmin}	$V_{SS} - 0.3 V$
Storage temperature	T _{STO}	−65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V_{Smax}	1000 V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	T _A	-40	+25	+85	°C
Supply voltage V _{DDx} 1)	V _{DD}	1.5		10	V
Supply voltage V _{CCx} 1)	V_{cc}	1.5		10	V
Frequency					
$V_{DDx} = V_{CCx} = 10 \text{ V}$	f	DC		8	MHz

Table 2

Electrical Characteristics


 $T_A = -40 \text{ to } +85^{\circ}\text{C}, C_{VDDx} = 100 \text{ nF}, C_{VCCx} = 100 \text{ nF}, \text{ unless otherwise specified}$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Standby current	I _{SB}	$V_{DDx} = 10 \text{ V}, V_{CCx} = 10 \text{ V}, I_{OUT} = 0 \text{ mA}$		0.1	20	μΑ
V _{DD} current, operating	I _{DD}	$V_{DDx} = 1.5 \text{ V}, V_{CCx} = 1.5 \text{ to } 10 \text{ V},$ $f = 500 \text{ kHz}, I_{OUT} = 0 \text{ mA}$		4	70	μΑ
	I _{DD}	$V_{DDx} = 10 \text{ V}, V_{CCx} = 1.5 \text{ to } 10 \text{ V},$ $f = 500 \text{ kHz}, I_{OUT} = 0 \text{ mA}$		40	100	μΑ
V _{CC} current, operating	I _{cc}	$ \begin{aligned} &V_{CCx} = 1.5 \text{ V}, V_{DDx} = 1.5 \text{ to } 10 \text{ V}, \\ &f = 500 \text{ kHz}, I_{OUT} = 0 \text{ mA} \\ &V_{CCx} = 10 \text{ V}, V_{DDx} = 1.5 \text{ to } 10 \text{ V}, \end{aligned} $		40	100	μΑ
	1.00	f = 500 kHz, I _{OUT} = 0 mA		1.2	8.0	mA
Input Low Voltage	V _{IL} V _{IL} V _{IL}	$egin{array}{lll} V_{DDx} &= 10 \ V \\ V_{DDx} &= 4.5 \ V \\ V_{DDx} &= 1.5 \ V \end{array}$			1.5 0.8 0.3	V V V
Input High Voltage	V _{IH} V _{IH} V _{IH}	$V_{DDx} = 10 \text{ V}$ $V_{DDx} = 5.5 \text{ V}$ $V_{DDx} = 1.5 \text{ V}$	3.0 2.0 1.2			\
Output Low Voltage	V _{OL} V _{OL} V _{OL}	$egin{array}{c} V_{CCx} = 10 \ V, \ I_{OL} = 8 \ mA \\ V_{CCx} = 4.5 \ V, I_{OL} = 4 \ mA \\ V_{CCx} = 1.5 \ V, I_{OL} = 250 \ \mu A \\ \hline \end{array}$		0.2 0.2 0.05	0.4 0.4 0.2	V V V
Output High Voltage (Push-pull version only)	V _{OH} V _{OH} V _{OH}	$ \begin{vmatrix} V_{CCx} = 10 \text{ V}, \ I_{OH} = -8 \text{ mA} \\ V_{CCx} = 4.5 \text{ V}, I_{OH} = -4 \text{ mA} \\ V_{CCx} = 1.5 \text{ V}, I_{OH} = -250 \mu\text{A} \\ \end{vmatrix} $	9.5 4.0 1.3	9.75 4.3 1.46		\ \ \ \ \ \ \ \
Input leakage current	ILI	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{DDx}}$			1	μΑ
Output leakage current	I _{LO}	$0 \text{ V} \leq V_{OUT} \leq V_{CCx}, \overline{OE_x} = V_{DDx}$			1	μΑ

 $^{^{1)}}$ A 100 nF decoupling capacitor is required on both V_{DDx} and V_{CCx} for stability (see Fig. 1).



Propagation Time



Timing Characteristics

 $T_A = -40$ to $+85^{\circ}$ C, $C_{VDDx} = 100$ nF, $C_{VCCx} = 100$ nF, $R_L = 10$ k Ω and $C_L = 50$ pF, unless otherwise specfied

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Parameter	Symbol	rest Conditions	IVIII I.	Typ.	Wax.	Units
Propagation delay: High to Low	T _{PHL}	$V_{DDx} = 1.5 V, V_{CCx} = 1.5 V$		350	600	ns
		$V_{DDx} = 1.5 V, V_{CCx} = 10 V$		70	150	ns
		$V_{DDx} = 10 V, V_{CCx} = 1.5 V$		350	600	ns
		$V_{DDx} = 10 V, \ V_{CCx} = 10 V$		30	70	ns
Propagation delay: Low to High	T _{PLH}	$V_{DDx} = 1.5 V, V_{CCx} = 1.5 V$		250	500	ns
		$V_{DDx} = 1.5 V, V_{CCx} = 10 V$		50	100	ns ,
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 1.5 \text{ V}$		250	500	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 10 \text{ V}$		20	50	ns
Output disable time from High Level1)	T_{PHZ}	$V_{DDx} = 1.5 V, V_{CCx} = 1.5 V$		100	200	ns
		$V_{DDx} = 1.5 V, V_{CCx} = 10 V$		70	150	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 1.5 \text{ V}$		80	150	ns
		$V_{DDx} = 10 V, \ V_{CCx} = 10 V$		35	70	ns
Output enable time to High Level	T _{PZH}	$V_{DDx} = 1.5 V, V_{CCx} = 1.5 V$		250	500	ns
		$V_{DDx} = 1.5 \text{ V}, V_{CCx} = 10 \text{ V}$		70	150	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 1.5 \text{ V}$		250	500	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 10 \text{ V}$		30	70	ns
Output disable time from Low Level ²⁾	TPLZ	$V_{DDx} = 1.5 \text{ V}, V_{CCx} = 1.5 \text{ V}$		60	120	ns
·	,	$V_{DDx} = 1.5 \text{ V}, V_{CCx} = 10 \text{ V}$		60	120	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 1.5 \text{ V}$		50	100	ns
		$V_{DDx} = 10 V, \ V_{CCx} = 10 V$		20	50	ns
Output enable time to Low Level	T _{PZL}	$V_{DDx} = 1.5 V, V_{CCx} = 1.5 V$		250	500	ns
•		$V_{DDx} = 1.5 V, V_{CCx} = 10 V$		70	150	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 1.5 \text{ V}$		250	500	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 10 \text{ V}$		20	70	ns


Table 4

 $^{^{1)}}$ Test circuit: 1 k Ω connected to V_{SS}, test point at 80% of the output transition $^{2)}$ Test circuit: 1 k Ω connected to V_{CC}, test point at 20% of the output transition




Package and Ordering Information

Dimensions of DIP16 Package



Dimensions of SO16 Package



Ordering Information

Industrial temperature range (-40 to +85°C)

Type¹⁾ Package V 6910 nn 16P DIP16 V 6910 nn 16S SO16

When ordering please specify complete part number.

Marking on package:

Package Marking¹⁾
DIP16 V 6910 nn
SO16 6910 nn
1) nn stands for the versions 10*, 20*

* On request

The V 6910 standard versions are:

Version Outputs
10 Open drain
20 Push-pull



Two Channel Level Shifter

Features

- Two bit wide TTL compatible with common OE pin for bus capability
- 2 separated Input / Output Power Supplies
- Fully operational from 1.5 V to 10 V
- \blacksquare Standby current: typ. 50 nA at $V_{DD} = V_{CC} = 10 \text{ V}$
- TTL / CMOS compatibility
- Push-pull or Open drain outputs
- -40°C to +85°C temperature range
- DIP8 and SO8 packages

Description


The V 6912 is a CMOS device which shifts digital signal levels from V_{DD} to $V_{CC}.$ The voltage of V_{DD} can be higher or lower than $V_{CC}.$ The outputs can be set into a high impedance state by pulling the \overline{OE} to "1". These functions allow a bidirectional communication between two systems which have different power supplies.


Applications

Any system needing a voltage interface, such as:

- Interface between peripherals or between peripherals and microprocessor
- To drive a D/A or an A/D converter from a 5 V control system
- Data communication
- Bus repeater

Typical Operating Configuration







Parameter	Symbol	Conditions
Max. voltage at V _{DD}	V _{DDmax}	V _{SS} + 10 V
Max. voltage at V _{CC}	V _{CCmax}	V _{SS} + 10 V
Min. voltage at V _{DD}	V _{DDmin}	$V_{SS} - 0.3 V$
Min. voltage at V _{CC}	V _{CCmin}	$V_{SS} - 0.3 V$
Max. voltage at any input pin	VINmax	$V_{DD} + 0.3 V$
Min. voltage at any input pin	V_{INmin}	$V_{SS} - 0.3 V$
Max. voltage at any output pin	V _{OUTmax}	$V_{CC} + 0.3 V$
Min. voltage at any output pin	V_{OUTmin}	$V_{SS} - 0.3 V$
Storage temperature	T _{STO}	−65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V _{Smax}	1000 V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	TA	-40	+25	+85	°C
Supply voltage V _{DD} 1)	V_{DD}	1.5		10	V
Supply voltage V _{CC} 1)	V_{cc}	1.5		10	V
Frequency	1				
$V_{DD} = V_{CC} = 10 \text{ V}$	f	DC		8	MHz

Table 2

Electrical Characteristics


 $T_A = -40$ to $+85^{\circ}$ C, $C_{VDD} = 100$ nF, $C_{VCC} = 100$ nF, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Standby current	I _{SB}	$V_{DD} = 10 \text{ V}, V_{CC} = 10 \text{ V}, I_{OUT} = 0 \text{ mA}$		0.05	10	μΑ
V _{DD} current, operating	I _{DD}	$V_{DD} = 1.5 \text{ V}, V_{CC} = 1.5 \text{ to } 10 \text{ V},$ $f = 500 \text{ kHz}, I_{OUT} = 0 \text{ mA}$		2	35	μΑ
	I _{DD}	$V_{DD} = 10 \text{ V}, V_{CC} = 1.5 \text{ to } 10 \text{ V},$ $f = 500 \text{ kHz}, I_{OUT} = 0 \text{ mA}$		20	50	μΑ
V _{CC} current, operating	I _{cc}	$V_{CC} = 1.5 \text{ V}, V_{DD} = 1.5 \text{ to } 10 \text{ V},$ $f = 500 \text{ kHz}, I_{OUT} = 0 \text{ mA}$ $V_{CC} = 10 \text{ V}, V_{DD} = 1.5 \text{ to } 10 \text{ V},$		20	50	μΑ
		$f = 500 \text{kHz}, I_{\text{OUT}} = 0 \text{mA}$		0.6	4.0	mA
Input Low Voltage	V _{IL}	$V_{DD} = 10 \text{ V}$			1.5	v
	V _{IL}	$V_{DD} = 4.5 \text{ V}$			0.8	V
	V _{IL}	$V_{DD} = 1.5 V$			0.3	V
Input High Voltage	V _{IH}	$V_{DD} = 10 \text{ V}$	3.0			V
	V _{IH}	$V_{DD} = 5.5 V$ $V_{DD} = 1.5 V$	2.0 1.2	1		V V
	V _{IH}		1.2			1 1
Output Low Voltage	V _{OL}	$V_{CC} = 10 \text{ V}, \ I_{OL} = 8 \text{ mA}$		0.2	0.4	<u>V</u>
	V _{OL}	$V_{CC} = 4.5 \text{ V}, I_{OL} = 4 \text{ mA}$ $V_{CC} = 1.5 \text{ V}, I_{OL} = 250 \mu\text{A}$		0.2 0.05	0.4 0.2	V
Output High Voltage	1	, , ,	0.5		0.2	1 1
Output High Voltage (Push-pull version only)	V _{OH}	$V_{CC} = 10 \text{ V}, \ I_{OH} = -8 \text{ mA}$ $V_{CC} = 4.5 \text{ V}, I_{OH} = -4 \text{ mA}$	9.5 4.0	9.75 4.3		V
(Tusti-pull version only)	V _{OH}	$V_{CC} = 4.5 \text{ V}, I_{OH} = -4111 \text{ A}$ $V_{CC} = 1.5 \text{ V}, I_{OH} = -250 \mu\text{A}$	1.3	1.46		ΙvΙ
Input leakage current	I _L	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{DD}}$			1	μΑ
Output leakage current	I _{LO}	$0 \text{ V} \leq V_{OUT} \leq V_{CC}, \overline{OE} = V_{DD}$			1	μΑ

 $^{^{1)}}$ A 100 nF decoupling capacitor is required on both V_{DD} and V_{CC} for stability (see Fig. 1).



Propagation Time



Timing Characteristics

 $T_{A}=-40~\text{to}~+85^{\circ}\text{C},~C_{VDD}=100~\text{nF},~C_{VCC}=100~\text{nF},~R_{L}=10~\text{k}\Omega~\text{and}~C_{L}=50~\text{pF},~\text{unless otherwise specfied}$


					···	
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delay: High to Low	T _{PHL}	$V_{DD} = 1.5 \text{ V}, V_{CC} = 1.5 \text{ V}$		350	600	ns
		$V_{DD} = 1.5 V, V_{CC} = 10 V$		70	150	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 1.5 \text{ V}$		350	600	ns
		$V_{DD} = 10 V, \ V_{CC} = 10 V$		30	- 70	ns
Propagation delay: Low to High	T _{PLH}	$V_{DD} = 1.5 V, V_{CC} = 1.5 V$		250	500	ns
		$V_{DD} = 1.5 V, V_{CC} = 10 V$		50	100	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 1.5 \text{ V}$		250	500	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 10 \text{ V}$		20	50	ns
Output disable time from High Level1)	T _{PHZ}	$V_{DD} = 1.5 V, V_{CC} = 1.5 V$		100	200	ns
		$V_{DD} = 1.5 \text{ V}, V_{CC} = 10 \text{ V}$		70	150	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 1.5 \text{ V}$		80	150	ns
		$V_{DD} = 10 V, \ V_{CC} = 10 V$		35	70	ns
Output enable time to High Level	T _{PZH}	$V_{DD} = 1.5 V, V_{CC} = 1.5 V$		250	500	ns
•		$V_{DD} = 1.5 V, V_{CC} = 10 V$		70	150	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 1.5 \text{ V}$		250	500	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 10 \text{ V}$		30	70	ns
Output disable time from Low Level2)	T _{PLZ}	$V_{DD} = 1.5 \text{ V}, V_{CC} = 1.5 \text{ V}$		60	120	ns
·		$V_{DD} = 1.5 \text{ V}, V_{CC} = 10 \text{ V}$		60	120	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 1.5 \text{ V}$		50	100	ns
		$V_{DD} = 10 V, \ V_{CC} = 10 V$		20	50	ns
Output enable time to Low Level	T _{PZL}	$V_{DD} = 1.5 V, V_{CC} = 1.5 V$		250	500	ns
•	_	$V_{DD} = 1.5 V, V_{CC} = 10 V$		70	150	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 1.5 \text{ V}$		250	500	ns
·		$V_{DD} = 10 \text{ V}, \ V_{CC} = 10 \text{ V}$		20	70	ns

 $^{^{1)}}$ Test circuit: 1 k Ω connected to V_{SS}, test point at 80% of the output transition $^{2)}$ Test circuit: 1 k Ω connected to V_{CC}, test point at 20% of the output transition




Package and Ordering Information

Dimensions of DIP8 Package



Dimensions of SO8 Package



Ordering Information

Industrial temperature range (-40 to +85°C)

Type1) Package V6912 nn 8P

V6912 nn 8S SO8

DIP8

When ordering please specify complete part number.

Marking on package:

Package Marking1) DIP8 V 6912 nn SO8 6912 nn

1) nn stands for the versions 10*, 20*

* On request

The V 6912 standard versions are:

Version Outputs 10 Open drain 20 Push-pull



DUAL Two Channel Level Shifter

Features

- DUAL two bit wide with 2 separated OE pin for bus capability
- Schmitt Trigger on the inputs
- High noise immunity
- 4 separated Input / Output Power Supplies
- Fully operational from 1.5 V to 10 V
- \blacksquare Standby current: typ. 100 nA at $V_{DD} = V_{CC} = 10 \text{ V}$
- CMOS output compatibility
- Push-pull or Open drain outputs
- -40°C to +85°C temperature range
- DIP16 and SO16 packages

Description


The V 6915 is a CMOS device which shifts digital signal levels from V_{DDx} to V_{CCx} . The voltage of V_{DDx} can be higher or lower than V_{CCx} . The outputs can be set into a high impedance state by pulling the \overline{OE} to "1". These functions allow a bidirectional communication between two systems which have different power supplies.


Applications

Any system needing a voltage interface, such as:

- Interface between peripherals or between peripherals and microprocessor
- To drive a D/A or an A/D converter from a 5 V control system
- Data communication (high noise immunity)
- Bus repeater

Typical Operating Configuration







Parameter	Symbol	Conditions
Max. voltage at V _{DDx}	V_{DDmax}	V _{SS} + 10 V
Max. voltage at V _{CCx}	V _{CCmax}	V _{SS} + 10 V
Min. voltage at V _{DDx}	V_{DDmin}	$V_{SS} - 0.3 V$
Min. voltage at V _{CCx}	V _{CCmin}	$V_{SS} - 0.3 V$
Max. voltage at any input pin	V _{INmax}	$V_{DD} + 0.3 V$
Min. voltage at any input pin	V _{INmin}	$V_{SS} - 0.3 V$
Max. voltage at any output pin	V _{OUTmax}	$V_{CC} + 0.3 V$
Min. voltage at any output pin	V _{OUTmin}	$V_{SS} - 0.3 V$
Storage temperature	T _{STO}	−65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V _{Smax}	1000 V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	T _A	-40	+25	+85	°C
Supply voltage V _{DDx} 1)	V _{DD}	1.5		10	V
Supply voltage V _{CCx} 1)	V _{cc}	1.5		10	V
Frequency	}				
$V_{DDx} = V_{CCx} = 10 \text{ V}$	f	DC		5	MHz

Table 2

Electrical Characteristics


 $T_A = -40$ to +85°C, $C_{VDDx} = 100$ nF, $C_{VCCx} = 100$ nF, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Standby current	I _{SB}	$V_{DDx} = 10 \text{ V}, V_{CCx} = 10 \text{ V}, I_{OUT} = 0 \text{ mA}$		0.1	20	μΑ
V _{DD} current, operating	I _{DD}	$ \begin{vmatrix} V_{DDx} = 1.5 \text{ V}, V_{CCx} = 1.5 \text{ to } 10 \text{ V}, \\ f = 500 \text{ kHz}, I_{OUT} = 0 \text{ mA} \\ V_{DDx} = 10 \text{ V}, V_{CCx} = 1.5 \text{ to } 10 \text{ V}, \\ \end{vmatrix} $		4	70	μΑ
	1.00	f = 500 kHz, I _{OUT} = 0 mA		60	100	μΑ
V _{CC} current, operating	Icc	$V_{CCx} = 1.5 \text{ V}, V_{DDx} = 1.5 \text{ to } 10 \text{ V},$ $f = 500 \text{ kHz}, I_{OUT} = 0 \text{ mA}$		40	100	μΑ
	l _{cc}	$V_{CCx} = 10 \text{ V}, V_{DDx} = 1.5 \text{ to } 10 \text{ V},$ $f = 500 \text{ kHz}, I_{OUT} = 0 \text{ mA}$		1.2	4	mA
Input Low Voltage	V _{IL}	$V_{DDx} = 10 V$	2.0		3.0	
	V _{IL}	$V_{DDx} = 5V$	1.0		1.8	V
In and Eat Mallana	V _{IL}	$V_{DDx} = 1.5 V$	0.06		0.6	V
Input High Voltage	V _{IH}	$\begin{vmatrix} V_{DDx} = 10 \text{ V} \\ V_{DDx} = 5 \text{ V} \end{vmatrix}$	5.0 2.5		7.0 3.8	V
	V _{IH}	$V_{DDx} = 3.5 \text{ V}$ $V_{DDx} = 1.5 \text{ V}$	0.9		1.44	v
Output Low Voltage	V _{OL}	$V_{CCx} = 10 \text{ V}, I_{OL} = 8 \text{ mA}$		0.2	0.4	v
	V _{OL}	$V_{CCx} = 4.5 \text{ V}, I_{OL} = 4 \text{ mA}$		0.2	0.4	V
	V _{OL}	$V_{CCx} = 1.5 \text{ V}, I_{OL} = 250 \mu\text{A}$		0.05	0.2	V
Output High Voltage	V _{OH}	$V_{CCx} = 10 \text{ V}, I_{OH} = -8 \text{ mA}$	9.5	9.75		V
(Push-pull version only)	V _{OH}	$V_{CCx} = 4.5 \text{ V}, I_{OH} = -4 \text{ mA}$	4.0	4.3		V
	V _{OH}	$V_{CCx} = 1.5V, I_{OH} = -250 \mu\text{A}$	1.3	1.46		V
Input leakage current	I _{L1}	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{DDx}}$			1	μΑ
Output leakage current	I _{LO}	$0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CCx}}, \overline{\text{OE}_{x}} = \text{V}_{\text{DDx}}$			1	μΑ

 $^{^{1)}}$ A 100 nF decoupling capacitor is required on both V_{DDx} and V_{CCx} for stability (see Fig. 1).



Propagation Time



Timing Characteristics

 $T_{A}=-40~to~+85^{\circ}C,~C_{VDDx}=100~nF,~C_{VCCx}=100~nF,~R_{L}=10~k\Omega~and~C_{L}=50~pF,~unless~otherwise~specfied$


Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delay: High to Low	T _{PHL}	$V_{DDx} = 1.5 \text{ V}, V_{CCx} = 1.5 \text{ V}$		600	900	ns
		$V_{DDx} = 1.5 V, V_{CCx} = 10 V$		300	600	ns
		$V_{DDx} = 10 V, V_{CCx} = 1.5 V$		350	700	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 10 \text{ V}$		50	100	ns
Propagation delay: Low to High	T _{PLH}	$V_{DDx} = 1.5 V, V_{CCx} = 1.5 V$		380	700	ns
		$V_{DDx} = 1.5 V, V_{CCx} = 10 V$		160	320	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 1.5 \text{ V}$		270	540	ns
		$V_{DDx} = 10 V, V_{CCx} = 10 V$		30	70	ns
Output disable time from High Level 1)	T _{PHZ}	$V_{DDx} = 1.5 V, V_{CCx} = 1.5 V$		250	500	ns
·		$V_{DDx} = 1.5 V, V_{CCx} = 10 V$		220	440	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 1.5 \text{ V}$		90	180	ns
		$V_{DDx} = 10 V, V_{CCx} = 10 V$		45	90	ns
Output enable time to High Level	T _{PZH}	$V_{DDx} = 1.5 V, V_{CCx} = 1.5 V$		480	800	ns
		$V_{DDx} = 1.5 V, V_{CCx} = 10 V$		300	600	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 1.5 \text{ V}$		270	540	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 10 \text{ V}$		40	80	ns
Output disable time from Low Level ²⁾	T _{PLZ}	$V_{DDx} = 1.5 V, V_{CCx} = 1.5 V$		180	360	ns
		$V_{DDx} = 1.5 V, V_{CCx} = 10 V$		200	400	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 1.5 \text{ V}$		60	120	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 10 \text{ V}$		30	70	ns
Output enable time to Low Level	T _{PZL}	$V_{DDx} = 1.5 V, V_{CCx} = 1.5 V$		450	800	ns
·		$V_{DDx} = 1.5 V, V_{CCx} = 10 V$		300	600	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 1.5 \text{ V}$		230	460	ns
		$V_{DDx} = 10 \text{ V}, \ V_{CCx} = 10 \text{ V}$		40	80	ns

 $^{^{1)}}$ Test circuit: 1 k Ω connected to V_{SS}, test point at 80% of the output transition $^{2)}$ Test circuit: 1 k Ω connected to V_{CC}, test point at 20% of the output transition




Package and Ordering Information

Dimensions of DIP16 Package



Dimensions of SO16 Package



Ordering Information

Industrial temperature range (-40 to +85°C)

Type¹⁾ Package V6915 nn 16P DIP16 V6915 nn 16S SO16

When ordering please specify complete part number.

Marking on package:

Package Marking¹⁾
DIP16 V 6915 nn
SO16 6915 nn

1) nn stands for the versions 10*, 20*

* On request

The V 6915 standard versions are:

Version Outputs
10 Open drain
20 Push-pull



Two Channel Level Shifter

Features

- Two bit wide with common OE pin for bus capability
- Schmitt Trigger on the inputs
- High noise immunity
- 2 separated Input / Output Power Supplies
- Fully operational from 1.5 V to 10 V
- Standby current: typ. 50 nA at $V_{DD} = V_{CC} = 10 \text{ V}$
- CMOS output compatibility
- Push-pull or Open drain outputs
- -40°C to +85°C temperature range
- DIP8 and SO8 packages

Description


The V 6917 is a CMOS device which shifts digital signal levels from V_{DD} to $V_{CC}.$ The voltage of V_{DD} can be higher or lower than $V_{CC}.$ The outputs can be set into a high impedance state by pulling the \overline{OE} to "1". These functions allow a bidirectional communication between two systems which have different power supplies.


Applications

Any system needing a voltage interface, such as:

- Interface between peripherals or between peripherals and microprocessor
- To drive a D/A or an A/D converter from a 5 V control system
- Data communication (high noise immunity)
- Bus repeater

Typical Operating Configuration







Parameter	Symbol	Conditions
Max. voltage at V _{DD}	V_{DDmax}	V _{SS} + 10 V
Max. voltage at V _{CC}	V _{CCmax}	V _{SS} + 10 V
Min. voltage at V _{DD}	V_{DDmin}	$V_{SS} - 0.3 V$
Min. voltage at V _{CC}	V _{CCmin}	$V_{SS} - 0.3 V$
Max. voltage at any input pin	V _{INmax}	$V_{DD} + 0.3 V$
Min. voltage at any input pin	V _{INmin}	$V_{SS} - 0.3 V$
Max. voltage at any output pin	V _{OUTmax}	$V_{CC} + 0.3 V$
Min. voltage at any output pin	V_{OUTmin}	$V_{SS} - 0.3 V$
Storage temperature	T _{STO}	−65 to +150°C
Electrostatic discharge max. to		
MIL-STD-883C method 3015	V_{Smax}	1000 V
Max. soldering conditions	T _{Smax}	250°C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	TA	-40	+25	+85	°C
Supply voltage V _{DD} 1)	V_{DD}	1.5		10	V
Supply voltage V _{CC} ¹⁾	V_{CC}	1.5		10	٧
Frequency					
$V_{DD} = V_{CC} = 10 \text{ V}$	f	DC		5	MHz

Table 2

Electrical Characteristics


 $T_A = -40 \text{ to } +85^{\circ}\text{C}, C_{VDD} = 100 \text{ nF}, C_{VCC} = 100 \text{ nF}, \text{ unless otherwise specified}$

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Standby current	I _{SB}	$V_{DD} = 10 \text{ V}, V_{CC} = 10 \text{ V}, I_{OUT} = 0 \text{ mA}$		0.05	10	μΑ
V_{DD} current, operating	I _{DD}	$V_{DD} = 1.5 \text{ V}, V_{CC} = 1.5 \text{ to } 10 \text{ V},$ $f = 500 \text{ kHz}, I_{OUT} = 0 \text{ mA}$ $V_{DD} = 10 \text{ V}, V_{CC} = 1.5 \text{ to } 10 \text{ V},$		2	35	μΑ
	I _{DD}	$f = 500 \text{ kHz}, I_{OUT} = 0 \text{ mA}$		30	50	μΑ
V_{CC} current, operating	l _{cc}	$ \begin{vmatrix} V_{CC} = 1.5 \text{ V}, V_{DD} = 1.5 \text{ to } 10 \text{ V}, \\ f = 500 \text{ kHz}, I_{OUT} = 0 \text{ mA} \\ V_{CC} = 10 \text{ V}, V_{DD} = 1.5 \text{ to } 10 \text{ V}, \\ \end{vmatrix} $		20	50	μΑ
		$f = 500 \text{ kHz}, I_{OUT} = 0 \text{ mA}$		0.6	2	mA
Input Low Voltage	V _{IL}	$V_{DD} = 10 \text{ V}$	2.0		3.0	v
	V _{IL}	$\begin{vmatrix} V_{DD} = 5 V \\ V_{DD} = 1.5 V \end{vmatrix}$	1.0 0.06		1.8 0.6	V V
Input High Voltage	V _{IH}	$V_{DD} = 10 \text{ V}$	5.0		7.0	. v
	V _{IH}	$V_{DD} = 5 V$ $V_{DD} = 1.5 V$	2.5 0.9		3.8 1.44	V V
Output Low Voltage	1	$V_{CC} = 10 \text{ V}, I_{OI} = 8 \text{ mA}$	0.9	0.2	0.4	v
Output Low Voltage	V _{OL} V _{OL}	$V_{CC} = 10 \text{ V}, I_{OL} = 8 \text{ mA}$ $V_{CC} = 4.5 \text{ V}, I_{OL} = 4 \text{ mA}$		0.2	0.4	l v
	V _{OL}	$V_{CC} = 1.5 \text{ V}, I_{OL} = 250 \mu\text{A}$		0.05	0.2	l v l
Output High Voltage	V _{OH}	$V_{CC} = 10 \text{ V}, I_{OH} = -8 \text{ mA}$	9.5	9.75		v
(Push-pull version only)	V _{OH}	$V_{CC} = 4.5 \text{V}, I_{OH} = -4 \text{mA}$	4.0	4.3		v
	V _{OH}	$V_{CC} = 1.5V, I_{OH} = -250 \mu\text{A}$	1.3	1.46		V
Input leakage current	Iu	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{DD}}$			1	μΑ
Output leakage current	ILO	$0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \overline{\text{OE}} = \text{V}_{\text{DD}}$			1	μΑ

 $^{^{1)}}$ A 100 nF decoupling capacitor is required on both V_{DD} and V_{CC} for stability (see Fig. 1).



Propagation Time



Timing Characteristics

 $T_A = -40$ to $+85^{\circ}$ C, $C_{VDD} = 100$ nF, $C_{VCC} = 100$ nF, $R_L = 10$ k Ω and $C_L = 50$ pF, unless otherwise specfied

D	·			r		
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Propagation delay: High to Low	T _{PHL}	$V_{DD} = 1.5 \text{ V}, V_{CC} = 1.5 \text{ V}$		600	900	ns
		$V_{DD} = 1.5 V, V_{CC} = 10 V$		300	600	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 1.5 \text{ V}$		350	700	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 10 \text{ V}$		50	100	ns
Propagation delay: Low to High	T _{PLH}	$V_{DD} = 1.5 V, V_{CC} = 1.5 V$		380	700	ns
		$V_{DD} = 1.5 V, V_{CC} = 10 V$		160	320	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 1.5 \text{ V}$		270	540	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 10 \text{ V}$		30	70	ns
Output disable time from High Level1)	T _{PHZ}	$V_{DD} = 1.5 V, V_{CC} = 1.5 V$		250	500	ns
		$V_{DD} = 1.5 V, V_{CC} = 10 V$		220	440	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 1.5 \text{ V}$		90	180	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 10 \text{ V}$		45	90	ns
Output enable time to High Level	T _{PZH}	$V_{DD} = 1.5 V, V_{CC} = 1.5 V$		480	800	ns
		$V_{DD} = 1.5 V, V_{CC} = 10 V$		300	600	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 1.5 \text{ V}$		270	540	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 10 \text{ V}$		40	80	ns
Output disable time from Low Level ²⁾	T _{PLZ}	$V_{DD} = 1.5 V, V_{CC} = 1.5 V$		180	360	ns
		$V_{DD} = 1.5 V, V_{CC} = 10 V$		200	400	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 1.5 \text{ V}$		60	120	ns
		$V_{DD} = 10 V, \ V_{CC} = 10 V$		30	70	ns
Output enable time to Low Level	T _{PZL}	$V_{DD} = 1.5 V, V_{CC} = 1.5 V$		450	800	ns
		$V_{DD} = 1.5 V, V_{CC} = 10 V$		300	600	ns
		$V_{DD} = 10 \text{ V}, \ V_{CC} = 1.5 \text{ V}$		230	460	ns
		$V_{DD} = 10 V, \ V_{CC} = 10 V$		40	80	ns


Table 4

 $^{^{1)}}$ Test circuit: 1 k Ω connected to V_{SS}, test point at 80% of the output transition $^{2)}$ Test circuit: 1 k Ω connected to V_{CC}, test point at 20% of the output transition




Package and Ordering Information

Dimensions of DIP8 Package



Dimensions of SO8 Package



Ordering Information

Industrial temperature range (-40 to +85°C)

Type¹⁾ Package

V6917 nn 8P DIP8

V6917 nn 8S SO8

When ordering please specify complete part number.

Marking on package:

Package Marking1) DIP8 V 6917 nn

SO8 6917 nn

1) nn stands for the versions 10*, 20*

* On request

The Tee Treatment Teresens are:	The V	6917	standard	versions are:
---------------------------------	-------	------	----------	---------------

Outputs Version Open drain 10 20 Push-pull



Contactless Identification Devices (CID)

Table of Contents					
H 4001	Read-Only Contactless Identification IC with 64-Bit Memory	10- 3			
H 4003	Read-Only Contactless Identification IC with 64-Bit Memory and				
	Resonant C on Chip	10 - 7			
Chipcard	ISO-Contactless Chipcard 125 kHz	10-11			

•

Features

- 64 bit memory array laser programmable
- Wide dynamic range due to on-chip buffer capacitance and voltage limiter on chip
- Full wave rectifier on chip
- Big modulation depth due to a low impedance modulation device
- 50'000 baud reading speed at 3 MHz
- Very small chip size convenient for implantation
- Unsensitive close to metal
- Large distance even without resonance capacitor
- No external buffer capacitance needed due to low power consumption

Description


The H 4001 is a CMOS integrated circuit for use in transponders. The circuit is powered by an external coil placed in a magnetic field, and gets its clock from the same field via one of the coil terminals. The other coil terminal is affected by the modulator, turning on and off the modulation current in order to send back the 64 bits of information contained in a factory pre-programmed memory array. The programming of the chip is performed by laser fusing of polysilicon links in order to store a unique code on each chip. The serial output data string contains a 9 bits header, 40 bits of data, 14 parity bits, and 1 stop bit. Due to the low power consumption of the logic core, no supply buffer capacitor is required. Only an external coil is required to obtain the chip function. A parallel capacitor adjusted with the coil to obtain resonance will increase the read distance.


Applications

- Industrial transponder
- Animal transponder
- ID cards
- Serial number identification ROM

Typical Operating Configuration

Read-Only Contactless Identification Device







Parameter	Symbol	Conditions
Maximum AC peak current induced on COIL1 and COIL2 Max. storage temperature Min. storage temperature Electrostatic discharge maximum to MIL-STD-883C	I _{COIL} T _{STOREmax} T _{STOREmin}	30 mA +200° C - 55° C
method 3015	V_{ESD}	750 V

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, due to the unique properties of this device, anti-static precautions should be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	T _A	-40		+85	°C
AC supply voltage	V _{COIL}	3.5			V_{PP}
Supply frequency	f _{COIL}	50	130	400	kHz

Table 2

Electrical Characteristics

 $V_{COIL} = 3.5~V_{PP} \pm 5\%, f_{COIL} = 130~kHz$ sine wave, $T_A = +25^{\circ}C$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Demodulated voltage	U _{DEMOD}	10 KΩ LM310 1N4148	0.25			VAC
		COIL1 10 nF R R				
Dynamic current	I _{DYN}	U _{COIL} = 3.5 Vpp PSK : R = 820Ω		50		μΑ

Table 3


Timing Characteristics

 $V_{COIL2} = 0 \text{ V}, V_{COIL1} = 3.5 \text{ V}_{PP} \text{ sine wave}$


Parameter	Symbol	Min.	Тур.	Max.	Units
Coil clock frequency	f _{COIL}	50	130	400	kHz
Ratio between coil period and bit period					
 Manchester code 	R _{MCH}		64		
- PSK	R _{PSK}		16		




Timing Waveforms




Manchester Coded Version



PSK Version



Block Diagram






Functional Description

Full Wave Rectifier

The AC input induced in the external coil by an incident magnetic field is rectified by a Graetz bridge.

Memory Array

The H 4001 contains 64 bits divided in five groups of information. 9 bits are used for the header, 10 row parity bits (P0 - P9), 4 column parity bits (PC0 - PC3), 40 data bits (D00 - D93), and 1 stop bit set to logic 0.



The header is composed by the 9 first bits which are mask programmed to 1 1 1 1 1 1 1 1 1. Due to the data and parity organisation, this sequence cannot be reproduced in the data string. The header is followed by 10 groups of 4 data bits and 1 even row parity bit. Then, the last group consists of 4 even column parity bits without row parity bit.

Bits D00 to D03 and bits D10 to D13 are customer specific identification.

These 64 bits are outputted serially in order to control the modulator used to modify the current at one of the coil terminals. When the 64 bits data string is outputted, the output sequence is repeated continuously until power goes off.

Control Logic

Two mask programmed versions of logic are available. The first one will modulate the amplitude of the magnetic field with a bit rate corresponding to 64 periods of the field frequency (Manchester coding). The second version is using half of the field frequency to transmit data by shifting the signal phase (PSK coding).

One of the coil terminals (COIL 1 in Fig. 6) is used to generate the clock signal for the logic. The output of the clock extractor drives a sequencer providing all necesary signals to address the memory array, and serially output the data.

PSK Version


The serial data output of the memory array connects the modulation control to the output or inverted output of a flip-flop which input is the signal from the clock extractor. When a logic 0 is output, the modulation control signal is changed to the other output of the flip-flop, and when a logic 1 is output, the modulation control signal remains on the same flip-flop output.

Data Modulator

The data modulator is controlled by the signal modulation control (see Fig. 4 and 5) in order to induce a high current on COIL 2 terminal when this signal is at logic 0. This will affect the magnetic field according to the data stored in the memory array.

Package and Ordering Information

Dimensions of Packages



Ordering Information

The H 4001 is available in chip form.

Others on request.

Read-Only Contactless Identification Device for ISO Cards

Features

- 64 bit memory array laser programmable
- Wide dynamic range due to on-chip buffer capacitance and voltage limiter on chip
- Full wave rectifier on chip
- Big modulation depth due to a low impedance modulation device
- Reading speed up to 75'000 baud
- Very small chip size convenient for implantation
- Unsensitive close to metal
- Large reading distance
- No external buffer capacitance needed due to low power consumption
- 120 pF for high speed option (HS) or 170 pF for low speed option (LS) with an accuracy of ± 2%. The capacitor is integrated between COIL terminals to obtain a resonant system with the externally adapted coil. Optional metal mask capacitor programmed versions upon request
- 300 µm chip thickness well suited for assembly in ISO format cards


Description


The H 4003 is a CMOS integrated circuit for use in transponders. The circuit is powered by an external coil placed in a magnetic field, and gets its clock from the same field via one of the coil terminals. The other coil terminal is affected by the modulator, turning on and off the modulation current in order to send back the 64 bits of information contained in a factory pre-programmed memory array. The programming of the chip is performed by laser fusing of polysilicon links in order to store a unique code on each chip. The serial output data string contains a 9 bits header, 40 bits of data, 14 parity bits, and 1 stop bit. Due to the low power consumption of the logic core, no supply buffer capacitor is required. Only an external coil is required to obtain the chip function. A parallel capacitor is integrated on chipa to obtain increased reading distance.

Applications

- ISO ID cards
- Industrial transponder
- Animal transponder

Typical Operating Configuration







Parameter	Symbol	Conditions
Maximum AC peak current induced on COIL1 and COIL2 Max. storage temperature Min. storage temperature Electrostatic discharge maximum to MIL-STD-883C	I _{COIL} T _{STOREmax} T _{STOREmin}	30 mA +200° C - 55° C
method 3015	V_{ESD}	750 V

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, due to the unique properties of this device, anti-static precautions should be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Operating temperature	TA	-40		+85	°C
AC supply voltage LS	V _{COILLS}	3.5			V _{PP}
AC supply voltage HS	V _{COILHS}	5.0			V _{PP}
Supply frequency LS	f _{COILLS}	100		400	kHz
Supply frequency HS	f _{COILHS}	2000		5000	kHz

Table 2

Electrical Characteristics

LS: $V_{COIL}=3.5~V_{PP}\pm5\%$, $f_{COIL}=130~kHz$ sine wave, $T_A=+25^{\circ}C$, unless otherwise specified HS: $V_{COIL}=5.0~V_{PP}\pm5\%$, $f_{COIL}=3.5~MHz$ sine wave, $T_A=+25^{\circ}C$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Demodulated voltage	U _{DEMOD}	BUF03 N4148 O NH O N	0.25			VAC
Minimum AC voltage HS version LS version Coil1 - Coil2 capacitance LS Coil1 - Coil2 capacitance HS Capacitor series resistance		Same test configuration as above	4.5 3.5 166.6 117.6	170 120 5	173.4 122.4 10	V _{PP} V _{PP} pF pF Ω

Table 3


Timing Characteristics

 $V_{COIL2} = 0 \text{ V, LS: } V_{COIL1} = 3.5 \text{ V}_{PP}, \text{ HS: } V_{COIL1} = 3.5 \text{ V}_{PP}, \text{ sine wave}$


Parameter	Symbol	Min.	Тур.	Max.	Units
Coil clock frequency LS	f _{COILLS}	100		400	kHz
Coil clock frequency HS	f _{COILHS}	2000		5000	kHz
Ratio between coil period and bit period					
- Manchester code	R _{MCH}		64		
- PSK	R _{PSK}		16		




Timing Waveforms




Manchester Coded Version



PSK Version



Block Diagram





Functional Description

Full Wave Rectifier

The AC input induced in the external coil by an incident magnetic field is rectified by a Graetz bridge.

Memory Array

The H 4003 contains 64 bits divided in five groups of information. 9 bits are used for the header, 10 row parity bits (P0 - P9), 4 column parity bits (PC0 - PC3), 40 data bits (D00 - D93), and 1 stop bit set to logic 0.

1	1	1	1	1	1	1	1	1	-9 bi
8 v	ersior	bits	or	D00	D01	D02	D03	P0	-4 da
cus	stome	rID		D10	D11	D12	D13	P1	cia
				D20	D21	D22	D23	P2	bit
				D30	D31	D32	D33	P3	
32	datat	oits		D40	D41	D42	D43	P4	
allo	owing	4 billi	ion	D50	D51	D52	D53	P5	
of o	combi	natio	ns	D60	D61	D62	D63	P6	
				D70	D71	D72	D73	P7	
							D83		
				D90	D91	D92	D93	P9	
				PC0	PC1	PC2	PC3	0	-4 c
									hite

9 bits header
4 data bits and associated even row parity bit

 4 column even parity bits, NO row parity bit (header not taken in account)

The header is composed by the 9 first bits which are mask programmed to 1 1 1 1 1 1 1 1 1. Due to the data and parity organisation, this sequence cannot be reproduced in the data string. The header is followed by 10 groups of 4 data bits and 1 even row parity bit. Then, the last group consists of 4 even column parity bits without row parity bit.

Bits D00 to D03 and bits D10 to D13 are customer specific identification. These 64 bits are outputted serially in order to control the modulator used to modify the current at one of the coil terminals. When the 64 bits data string

is outputted, the output sequence is repeated continuously until power goes off.

Control Logic

Two mask programmed versions of logic are available. The first one will modulate the amplitude of the magnetic field with a bit rate correspondinng to 64 periods of the field frequency (Manchester coding). The second version is using half of the field frequency to transmit data by shifting the signal phase (PSK coding).

One of the coil terminals (COIL 1 in Fig. 6) is used to generate the clock signal for the logic. The output of the clock extractor drives a sequencer providing all necessary signals to address the memory array, and serially output the data.

PSK Version

The serial data output of the memory array connects the modulation control to the output or inverted output of a flip-flop which input is the signal from the clock extractor. When a logic 0 is output, the modulation control signal is changed to the other output of the flip-flop causing a phase shift, and when a logic 1 is output, the modulation control signal remains on the same flip-flop output.

Data Modulator


The data modulator is controlled by the signal modulation control (see Fig. 4 and 5) in order to induce a high current on COIL 2 terminal when this signal is at logic 0. This will affect the magnetic field according to the data stored in the memory array.

Resonance Capacitor

An on chip fuse trimmed \pm 2% capacitor is provided to obtain a resonant LC circuit together with the externally connected coil. The integrated capacitor is set to 170 pF for the low speed version (LS) and 120 pF for the high speed version (HS), and optional metal mask programmed values can be provided upon request.

Package and Ordering Information

Dimensions of Packages



Ordering Information

The H 4003 is available in chip form.

Others on request.



ISO - Contactless Chipcard 125 kHz

Features

- Material: mix PUR / bright PVC on both sides
- Dimensions according to ISO norm: 85.60 ± 0.12 x 53.98 ± 0.05 x 0.76 ± 0.08 mm
- Colour: white
- Physical characteristics:
 - Bending and torsion properties according to ISO norm 7816-1
 - Temperature stability: -35 to +50°C
- Electronic characteristics:
- EM H 4002, 64 bits Read Only integrated circuit
- Manchester code Coil diameter 45 mm: inductivity: 34 mH \pm 3%
- Resonance frequency: 125 kHz ± 8%
- Typical reading distance: 0 to 300 mm depending on reader performance and coil characteristics


Description

This contactless chipcard is an application of the H 4002 EM device. It contains a code, which can be identified by specially adapted readers. Characteristics of the H 4002 device are given in a separate data sheet. Both sides are bright white PVC.

Applications

- Access control (control of restricted area, time management, etc.)
- Identification systems (driver's license, identity card, luggage, etc.)


ISO Card



Options

- Both sides of the card can be printed according to customer's wishes (for quantities larger than 20k pieces)
- Resonance frequency is adjusted with a standard tolerance of ± 8%. On request, by using H 4003 EM device, this tolerance can be adjusted to ± 3%
- Magnetic strip (high coercitivity 4000 Oe) available on request
- PSK code

Ordering Information





EMS Mixed-Mode Arrays

Table of	of Contents	Page
	EMS V 8300 Series EMS V 8400 Series	





EMS Mixed-Mode Arrays

Features

- Available in seven sizes from 190 to 6,800 gates
- Mixed analog-digital and digital families
- 2 µ double-metal CMOS technology
- Operating supply voltage from 1 to 6 V
- Low power dissipation
- Worst-case gate delay of 1.6 ns at C = 0.16 pF, 4.5 V, 85°C
- Temperature compensated voltage reference
- Low power crystal oscillator
- Fast turnaround time
- Low development cost

Description

EMS V8300 Series is a family of transistor arrays for analog/digital applications, with limited capability in the analog domain. Its internal organization is based on a "Sea-of-Gates" architecture, offering a high degree of design flexbility and performance. This series is especially suitable for low-voltage low-power digital applications. It is aimed to cost-effectively meet the digital and mixed-mode circuit requirements of up to 6,000 gates complexity.

Product Summary

EMS V8300 Series

EMS V8400 Series

Device	Gate Complexity	Pads	Q-Osc. ²⁾
V8306	300	24	
V8309	800	36	
V8312	1300	48	
V8316	2500	64	•
V8320	4000	80	•
V8323	5200	92	•
V8326	6800	104	•

Table 1


Device	Gate complexity	Pads	R [x 20 kΩ]	C [x 4.6 pF]	Lat. pnp	Long- pmos	Long- nmos	V _{ref} ¹⁾	Q-Osc. ²⁾
V8406	190	24	84	7	14	4	3		
V8409	600	36	84	7	14	4	3		•
V8412	1000	48	72	6	12	3	3	•	•
V8416	2200	64	132	11	22	6	5	•	•
V8420	3400	80	192	16	32	8	8	•	•
V8423	4700	92	240	20	40	10	10	•	•
V8426	6300	104	276	23	46	12	11	•	•

Available on base

Temperature compensated band-gap voltage reference: △Vo/△T < 100 ppm/°C, ± 3%</p>

Low power amplitude regulated crystal oscillator: I_{DD} dynamic $< 1 \mu A$, at $T = 25^{\circ}C$, f = 32 kHz

Array Structure



EMS V8400 Series is a family of arrays designed to meet mixed analog-digital circuit requirements. In addition to their "Sea-of-Gates" core, a dedicated analog array field is added, consisting of passive elements such as resistors, capacitors, lateral pnp's and long-channel transistors. A fully integrated, low-power amplitude-regulated crystal oscillator and a temperature compensated band-gap voltage reference are available. Due to its specific architecture, the EMS V8400 Series offers an excellent performance in mixed mode applications.



Array Organization

Base Elements	W/L [μm]	Min.	Тур.	Max.	Unit
Core Transistors					
PMOS Core	23/2				Ì
NMOS Core	8/2				
PMOS Long	5/411				
NMOS Long	5/411				
Periphery Transistors					
PMOS Buffer (x 17)	62.5/2				
NMOS Buffer (x 17)	44/2				
Capacitors					
PMOS Core-Cap (1/2)*	44.5/60	2.1	2.2	2.3	pF
PMOS Perif-Cap L	140/140	33	34	36	pF
PMOS Perif-Cap S	298/140	15	16	17	pF
Resistors					
R n-well		16.1	21.8	24.5	kΩ
R p-poly	1	470	620	770	Ω
R n-poly		280	370	460	Ω
Lateral pnp's					
Beta $(V_{BE} = 0.5 \text{ V})$			1600		
$(V_{BE} = 0.7 \text{ V})$			330		
$(V_{BE} = 1.0 \text{ V})$			43		
Is		0.4	0.7	1.0	fA
I _S V _A		3		8	V

^{*} Core capacitor is split into two halves with one terminal in common.

Table 3

Design Flow

A typical design interface between the customer and EM can be in a form of hierarchically described schematic using elements from our cell library, or in a form of a netlist. The following netlists are currently supported by EM: EDIF, HILO, VHDL, VLSI.

Logic verification is performed by using a simulator tool, with test vectors for the circuit supplied by the customer. When the design is verified, the design information is reviewed with EM prior to the initial approval.

The placement and routing process is performed by EM engineers. Final delay values are recalculated based on the actual interconnect. Based on these final values, a post-simulation is performed to verify the circuit performance. Upon customer's and EM's final signoff approval, the design is released for prototype fabrication, assembly and test.

Prototypes encapsulated in CERDIP package are delivered to the customer. Upon satisfactory prototype evaluation, EM requires the customer to submit a written approval of the prototypes.

Absolute Maximum Ratings

Parameter	Symbol	Conditions
DC Supply Voltage DC Input Voltage DC Input Current Lead Soldering Temp.	V _{DD} V _I I _I T _L	$\begin{array}{l} -0.5\text{to} + 7.0\text{V} \\ \text{V}_{\text{SS}} - 0.5\text{to}\text{V}_{\text{DD}} + 0.5\text{V} \\ \pm 30\text{mA} \\ + 250^{\circ}\text{C}\text{x}10\text{s} \end{array}$

Table 4

Stresses beyond these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may effect device reliability or cause malfunction.

Recommended Operating Conditions

Parameter	Symbol	Value	Units
Operating Junction			
Temperature:			
Military	T,	-55 to +125	l ∘c
Industrial	T _J	-40 to + 85	l ∘c
Commercial	T _J	0 to + 70	l °C
Storage Temperature	T _{STO}	-65 to +150	l °C

Table 5



DC Electrical Characteristics

Input / Output Cells

 $T_A = 25$ °C, $V_{SS} = 0V$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Power supply	V _{DD}		4.5		5.5	V
Low Level Input Voltage CMOS Input TTL Input	V _{IL}	Guaranteed input low voltage	-0.5 -0.5		0.3 x V _{DD} 0.8	V
High Level Input Voltage CMOS Input TTL Input	V _{IH}	Guaranteed input high voltage	0.7 x V _{DD} 2.0		V _{DD}	V
Low Level Output Voltage pc7x01 and pc7c51 pc7x02 and pc7c52 pc7x03 and pc7c53	V _{OL}	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$ $I_{OL} = 32 \text{ mA}$			0.4 0.4 0.4	V V V
High Level Output Voltage pc7x01 and pc7c52 pc7x02 and pc7c52 pc7x03 and pc7c53	V _{OH}	$I_{OL} = -4 \text{ mA}$ $I_{OL} = -8 \text{ mA}$ $I_{OL} = -32 \text{ mA}$	2.4 2.4 2.4			V V V
Input Capacitance Output Capacitance	C _{IN} C _{OUT}	Excluding package Excluding package			5 5	pF pF

Table 6

Voltage Reference (VREFEMS2, typical values)

Parameter	Symbol	Test Conditions	Value	Tolerance	Units
Reference Output Voltage	V_{REF}	$V_{DD} = 3 \text{ V}, T = 25^{\circ}\text{C}$	1.350	± 0.040	٧
Commercial Range Temperature Coefficient Industrial Range Temperature Coefficient Military Range Temperature Coefficient	T _C T _C T _C	0°C+ 70°C -40°C+ 85°C -55°C+125°C	15 15 15	± 60 ± 70 ± 70	ppm/°C ppm/°C ppm/°C
Reference Voltage Stability	S _{VREF}	V _{DD} = 2.29 V	-1		mV/V
Minimum Supply Voltage Maximum Supply Voltage	V_{DDmin} V_{DDmax}	T = -55+125°C T = -55+125°C	2.2 9		V V
Current Consumption	I _{DD}	$V_{DD} = 3 \text{ V}, T = 25^{\circ}\text{C}$	3.0	± 0.3	μΑ

Table 7

Low-Power Quartz Oscillator (typical values)

Parameter	Value	Unit
Operating Supply Voltage	1.2-3.5	٧
Frequency Stability	5	ppm/V
Static Current Consumption	< 100	nA
Dynamic Current Consumption at 32 kHz	< 500	nA
Power-down Mode		

Table 8



EMS Digital Library

Cell List

Function	No. of Types
Logic Gates	30
Internal Buffers	6
Latches	10
Flip-Flops	16
Input Buffers	4
Output Buffers	9

Table 9

AC Electrical Characteristics (Cell Examples)

 $V_{DD} = +4.5 \text{ V}$, $T_J = +85^{\circ}\text{C}$, worst-case process, capacitive load = 2 std loads = 0.16 pF

Cell Name	Parameter	T _{PHL}	T _{PLH}	Other	Unit
IN01D1	Standard Inverter	1.9	1.5		ns
ND02D1	2-Input NAND	3.2	1.6		ns
NR02D1	2-Input NOR	2.2	3.1		ns
DFNTNN	Flip-Flop CP → Q tHOLD tSETUP	11.5	9.5	2.0 0.5	ns ns ns
PC7C02	CMOS 8 mA Output Buffer Capacitive Load = 10 pF Capacitive Load = 50 pF	2.5 9.3	7.7 30.6		ns ns

Table 10

EMS Analog Library

Cell Examples

Description	Current Consumption	Su	Supply Voltage						
•	at V _{DD} = 3 V (typ. values)	Min.	Тур.	Max.					
Oscillators									
Low Power 32 kHz Quartz	< 0.5 μA dynamic	1.2 V		3.5 V					
Low Power 4 MHz Quartz	100 μA dynamic	2.0 V		5.5 V					
RC oscillator 10 kHz (ext. R)	< 3 μA dynamic	2.2 V		5.5 V					
Relaxation RC oscillator 1 kHz 3 MHz	3 μA - 570 μA dynamic	2.2 V		5.5 V					
Op-Amps, Comparators									
N-Type, Internally Compensated / Output Buffer	20 μA static	2.2 V		5.5 V					
P-Type, Internally Compensated / Output Buffer	20 μA static	2.2 V		5.5 V					
N-Type, Folded Cascode	240 μA static	2.2 V		5.5 V					
Class AB, Rail-to-Rail Output Swing	20 μA static	2.4 V		5.5 V					
Pulse Amplifier with AGC, 72 dB Dynamic Range	130 μA static	2.2 V		5.5 V					
Sense Amplifier (Programmable I / V Converter)	1 μA static	2.2 V		5.5 V					
Converters									
8-Bit Weighted Current DAC	60 μA static	2.0 V		5.5 V					
8-Bit Successive Approximation ADC	70 μA static	2.5 V		5.5 V					
Analog Multipliers									
4-Quadrant Voltage Multiplier	100 μA static	2.2 V		5.5 V					
Miscellanous									
LCD Driver (amplitude-controlled output buffer)	0.5 μA static	2.2 V		5.5V					

Table 11



Packaging Information

	DIL8	DIL 14	DIL 16	DIL 18	DIL 20	DIL 22	DIL 22	DIL 24	DIL 24	DIL 28	DIL 32	DIL 40	DIL 48	DIL 64		
Device		Package width [mils]														
	300	300	300	300	300	300	400	300	600	400/600	400/600	600	600	900		
V8306/V8406	•	•	•	•	•	•	•	•	•	•	•	•	•	•		
V8309/V8409	•	•	•	•	•	•	•	•	•	•	•	•	•	•		
V8312/V8412	•	•	•	•	•	•		•	•	•		•	•	•		
V8316/V8416			0			•	•	•	•	•	•	•	•	•		
V8320/V8420							•	•	•	•	•	•	•	•		
V8323/V8423							•		•	•	•	•	•	•		
V8326/V8426							•		•	•	•	•	•	•		

	SO 8	SO 14	SO 16	SO 16	SO 18	SO 20	SO 24	SO 28	SO 32	PLCC 20
Device					Package v	width [mils]			
	150	150	150	300	300	300	300	300	300	square
V8306/V8406	•	•	•	•	•	•	•	•	•	•
V8309/V8409				•	•	•	•	•	•	•
V8312/V8412				•	•	•	•	•	•	•
V8316/V8416				•	•	•	•	•	•	•
V8320/V8420				•	•	•	•	0	0	•
V8323/V8423								0		•
V8326/V8426										

	PLCC 28	PLCC 32	PLCC 44	PLCC 52	PLCC 68	PLCC 84	QFP 44	QFP 52	QFP 64	QFP 80	QFP 100	QFP 128
Device	square	rectang.	square	square	square	square						
V83xx/V84xx	•	•	•	•	•	•	•	•	•	•	•	•

On request.

All other packages on request.

Table 12

Quality and Reliability

Quality

The following aspects guarantee products of high quality:

- Simple design procedure
- Circuits are designed to satisfy at least 1000 V ESD, according to MIL-STD-883D, Method 3015
- Manufacturing under SPC (Statistical Process Control)
- Wafers 100% assessed for process parameters
- 100% wafer probe testing
- 100% final test on packaged devices

Reliability

- Representative products of the technology are assessed for reliability on a regular basis
- Design thoroughly proved by in-depth testing

Supplementary reliability assessment may be performed on request:

- Full screening to MIL-STD-883D, Method 5004 Class B
- Full qualification testing on specific product(s) may include: latch-up sensitivity, ESD evaluation, temperature dependence, parameter stability (e.g. high temperature bake), electrical life tests, temperature humidity tests for plastic packages, temperature cycling, mechanical tests.

Handling Procedures

EMS circuits are built with protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are maintained within the supply voltage range.



EM Products and Services

ASIC

- Low-power analog and digital cell-design with DC supply voltage between 1.2 and 12 V in different ranges
- Triple technology design:
 - analog
 - digital
 - EPROM
- Walk-in facility: Design your ICs yourself!
- Mixed-Mode Arrays

CID

- Contactless Identification Devices, Read-Only and Read-Write
- Development and production of Contactless Identification Systems (CID) and smart cards

MICRO-CONTROLLER

- 4 bit, low power, low voltage
- Standard and custom versions

FOUNDRY

 \bullet 3, 2 and 1 μ m HCMOS

BUMPING

 Prepare your wafer for TAB and Flip Chip with our advanced bumping process

TAB

- Tape Automated Bonding the smart package with high reliability and minimum package size
- Film layout
- Assembly (ILB, OLB) including testing

ADVANCED ASSEMBLY Development and production of modules using TAB, COB, conductive gluing, SMD

LCDs

- High spec. applications
- Prototype and small to medium production series
- Twisted Nematic, Super Twisted Nematic, Heilmeier and White Taylor

12





Ordering Information

Ordering N	o. ²⁾	Package	Version	Temperature Range
Display I	Drive	r .		
M 6003 nn M 6003 nn		DIP40 PLCC44	01 01	-40 to +85°C -40 to +85°C
M 6004 nn	52Q	PLCC52	02	-40 to +85°C
	52F TAB	QFP52 TAB	2, 4, 8 2, 4, 8	-40 to +85°C -40 to +85°C
Real Tim	ie Clo	ock		
	16P 16S	DIP16 SO16		-40 to +85°C -40 to +85°C
	16P 16S	DIP16 SO16		-40 to +85°C -40 to +85°C
V 3021	8P 8S	DIP8 SO8	-	-40 to +85°C -40 to +85°C
V 3022 V 3022	18P 28S	DIP18 SO28		-40 to +85°C -40 to +85°C
V 3023 V 3023	18P 28S	DIP18 SO28		-40 to +85°C -40 to +85°C
Watch				
H 1063		CHIP		-20 to +70°C
H 1137		CHIP		-10 to +60°C
H 1344 H 1344		CHIP DIP8		-20 to +70°C -20 to +70°C
H 5050 nn	SO28	SO28	1H, 2H, 4H	-40 to +85°C
Watchdo	og			
H 6006 nn H 6006 nn		DIP8 SO8	A2, A3, B1, B2, B3 A2, A3, B1, B2, B3	-40 to +85°C -40 to +85°C
H 6060 nn H 6060 nn		DIP8 SO8	14, 15, 16 14, 15, 16	-40 to +85°C -40 to +85°C
H 6061 nn H 6061 nn		DIP8 SO8	25 25	-40 to +85°C -40 to +85°C
V 6130 V 6130	8P 8S	DIP8 SO8		-40 to +70°C -40 to +70°C
V 6133 V 6133	14P 14S	DIP14 SO14		-40 to +70°C -40 to +70°C
V 6150 nn V 6150 nn		DIP8 SO8	01 01	-40 to +85°C -40 to +85°C
V 6170 V 6170	8P 8S	DIP8 SO8		-40 to +70°C -40 to +70°C
V 6173 V 6173	14P 14S	DIP14 SO14		-40 to +70°C -40 to +70°C

	- 2)			Temperature
Ordering N	10. =/	Package	Version	Range
Smart R	eset			
H 6052 n	TO-92	TO-92	1,2	-40 to +85°C
H 6052 n	SOT-223	SOT-223	1,2	-40 to +85°C
V 6300 n	TO-92	TO-92	I, O, P, (n ¹⁾)	-40 to +85°C
V 6300 n	SOT-223	SOT-223	I, O, P, (n ¹⁾)	-40 to +85°C
V 6310 n	TO-92	TO-92	O, (n ¹⁾)	-40 to +85°C
V 6310 n	SOT-223	SOT-223	O, (n ¹⁾)	-40 to +85°C
V 6320 n	TO-92	TO-92	P, R, (n ¹⁾)	-40 to +85°C
V 6330 n	TO-92	TO-92	P, (n ¹⁾)	-40 to +85°C
Regulat	or and	Surveilla	ance Funct	ions
A 6130	8P	DIP8	·	-40 to +70°C
A 6130	8S	SO8		-40 to +70°C
A 6133	14P	DIP14		-40 to +70°C
A 6133	14S	SO14		-40 to +70°C
V 6139	16P	DIP16		-40 to +85°C
A 6139	16S	SO16		-40 to +85°C
A 6150 nn		DIP8	A1	-40 to +85°C
A 6150 nn		SO8	A1	-40 to +85°C
V 6170	8P	DIP8		-40 to +70°C
V 6170	8S	SO8		-40 to +70°C
A 6173	14P	DIP14		-40 to +70°C
A 6173	14S	SO14		-40 to +70°C
A 6300 nn		DIP8	AP, AQ, (nn ¹⁾)	-40 to +85°C
A 6300 nn		SO8	AP, AQ, (nn ¹⁾)	-40 to +85°C
Interfac	е			
V 6910 nn		DIP16	10 ¹⁾ , 20 ¹⁾	-40 to +85°C
V 6910 nn		SO16	10 ¹⁾ , 20 ¹⁾	-40 to +85°C
V 6912 nn		DIP8	10 ¹⁾ , 20 ¹⁾	-40 to +85°C
V 6912 nn		SO8	10 ¹⁾ , 20 ¹⁾	-40 to +85°C
V 6915 nn		DIP16	10 ¹⁾ , 20 ¹⁾	-40 to +85°C
V 6915 nn		SO16	10 ¹⁾ , 20 ¹⁾	-40 to +85°C

Contactless Identification Devices (CID)

DIP8

SO8

 $10^{1)}, 20^{1)}$ $10^{1)}, 20^{1)}$

Please inquire before ordering

V 6917 nn 8P

V 6917 nn 8S

For many products, additional electrical and packaged versions are available on request. Minimum order 20k pieces.

-40 to +85°C

-40 to +85°C

¹⁾ Non-stock items 2) n or nn stands for the version



FM Microelectronic-Marin SA

A Company of SMH

Headquarters Switzerland EM Microelectronic-Marin SA, CH - 2074 Marin, Rue de Sors 3

Tel. (+41) 38 - 35 51 11, Fax (+41) 38 - 35 54 03

Local Offices France EM Microelectronic, boîte postale 7, 78117 Châteaufort

Tél. 1 39 560 393, Fax 1 39 562 839

Germany EM Microelectronic c/o Avnet E2000, Stahlgruberring 12, 81829 München

Tel. 089 - 451 10 139, Fax 089 - 451 10 182

USA EM Microelectronic USA c/o Microcrystal, 702 West Algonquin Road,

Arlington Heights, IL60005, Tel. 708 806 1485, Fax 708 593 5062

Local Representatives and

Distributors

Australia Austria Benelux Brazil Dice Technologies, 3155 Victoria, Tel. 03 - 761 10 31, Fax 03 - 761 04 41

Eurodis Elektronik GmbH, 1232 Wien, Tel. 01 - 610 62 0, Fax 01 - 610 62 151

Niikerk Elektronika B.V., 1083 HK Amsterdam, Tel. 020 - 54 95 969, Fax 020 - 64 23 948

Quickchip Ltda., 01452-001 Sao Paulo, Tel. 011 - 814 3601, Fax 011 - 814 3586

Bulgaria Futurel, 1184 Sofia, Tel. 02 - 778 470, Fax 07 - 235 731

 Denmark
 Henckel Gruppen 93 ApS, 4930 Maribo, Tel. 54 756 333, Fax 54 756 422

 Finland
 NC NordComp Finland Oy, 02770 Espoo, Tel. 0 - 859 3699, Fax 0 - 859 3644

 France
 Eurodis Axco E.u.r.l., 92301 Levallois-Perret Cédex, Tel. 1 41 05 91 74, Fax 1 47 57 17 13

 Germany
 Avnet E2000 GmbH, 81829 München, Tel. 089 - 451 10 01, Fax 089 - 451 10 209

 Great-Britain
 Pronto Electronic Systems Ltd., Gants Hill, Ilford, Essex IG2 6LR, Tel. 081 - 554 5700,

and Ireland Fax 081 - 518 3222

 Israel
 Trust Electronics Ltd., 56500 Savion, Tel. 035 34 50 26, Fax 035 35 14 68

 Italy
 Skylab S.r.l., 20125 Milano, Tel. 02 - 667 10 822, Fax 02 - 667 10 695

Japan Nippon Precision Device Corp., Tokyo 162, Tel. 03 - 3260 1411, Fax 03 - 3260 7100

Korea Shinhwa Corporation, Seoul, Tel. 02 - 554 64 31, Fax 02 - 554 76 49

 Norway
 Heko-Elektronikk & Data A/S, 1472 Fjellhamar, Tel. 06 - 790 5244, Fax 06 - 790 0114

 Portugal
 Amitron Arrow Electronica Lda, 1300 Lisboa, Tel. 01 - 3621 283/4, Fax 01 - 3637 655

 Spain
 Amitron Arrow S.A., 28037 Madrid, Tel. 91 - 304 30 40, Fax 91 - 327 2472

 Sweden
 NC NordComp Sweden AB, 17104 Solna, Tel. 08 - 764 67 10, Fax 08 - 764 47 30

 Switzerland
 Eurodis Electronic AG, 8105 Regensdorf, Tel. 01 - 843 31 11, Fax 01 - 843 34 75

 Taiwan
 Solomon Technology Corp., Taipei, Tel. 02 - 788 89 89, Fax 02 - 788 80 29

Glen White Associates, Tel. 804 385 6110, Fax 804 385 7196

Turkey Fudem Trading SA, CH - 1207 Geneva, Tel. 0041 22 - 700 24 60, Fax 0041 22 - 700 24 87

US Representatives AL, GA, DE, FL, MD, NC,

SC, VA, WV,

IN

IL, IA, MI, WI Greenslade Sales, Tel. 708 593 3450, Fax 708 593 3468
 IN, OH, KY Phoenix Marketing, Tel. 317 577 4112, Fax 317 576 1155
 NY, NJ, PA WD Sales, Tel. 914 779 8738, Fax 914 779 8840

MA, ME, CT, Conti-Younger Associates, Tel. 617 273 1582, Fax 617 270 0310

NH, VT, RI

MN, ND, SD Grayden and Flemmer, Tel. 612 941 1120, Fax 612 941 2061

TX, LA, OK, RMS Associates, Tel. 512 502 0899, Fax 512 502 0083 **AR**

US Distributor USA OmniPro Electronics, Tel. 800 926 8926, Fax 214 723 8743

14



Notes

						_													_																					_	_
ПІТІ	Ш	П	Ш	П	Ш	Ш	Ш	Ш	Ш	Ш	Ш	\mathbb{H}	\blacksquare	Н	H	\mathbf{H}	H	\blacksquare	Н	Ш	Н	П	I	Ш	Ш	H	Н	Н	Н	Ш	Н	Ш	H	Н	Н	H	Н	H	H	H	Ή
1111111	H	H	\blacksquare	Ħ	M.	H	帲	H	Ħ	HŦ	H	Ħ	#	Ħ	ļ.	H	Ħ	Ħ	П	#	Ħ	H	H	Ш	Ħ	H	Ħ	H	Ħ	H	H	Ħ	H	П	\blacksquare	H	П	Ħ	Ħ	H	Ħ
			\blacksquare		Ш		Ш	Ш	Ⅲ	Ш		Ш			Ħ	Ш	Ħ	Η		\boxplus		\pm	\pm	Ш	\blacksquare	Ш	\pm		\pm		Ħ	Н	\pm	Ш	Ш	\pm		Ш	Ħ		Ħ
#####		##	##	#	#	H	₩	Ш	##	##	H	Ш	#	Н	#	+	Ħ	$^{+}$	Ш	##	H	#	#	H	#	Ш	#	Ш	#	#	H	H	#	Ш	#	#	11	###	#	Ħ	#
		Ш		\blacksquare	Ш			П			П	Н		Н	H		Н	H	Н	$^{+}$	Ш	\blacksquare	\blacksquare	H	Н		\blacksquare		\mp	Ш	\blacksquare	Н	H	Ш	\blacksquare	\pm		Н	\pm		Ħ
1111111		Ħ		Ш	Ш	Ш	Ш	Ш	Ш	111	Н	Ш	\pm	\pm	1	+	\pm	\pm	Ш	##	Ш	#	\pm	Ш	\pm	111	#	H	$^{+}$			##	Ħ	Ш	##	#	Ħ	Ħ	#	##	Ħ
####	##	#	##	H	#	Ħ	##	Ħ	##	#	Ħ	Ħ	#	Ħ	#	#	#	#	Ш	#	H	#	#	H	Ш	Ш	#	#	#	#	#	н	#	111	Ш	#	Ш	Ш	#	H	Ħ
1111111					Ш	П	Ш	Щ	Ш	Ш	П	Ш	H	Ш	H		\blacksquare			Ш	Ш			Ш	Ш							Н		Ш	Ш		Ш	Ш	Ш		Ξ
HHH		#	##	Ħ	#		Ш	Ш	Ш	Ш	Ш	Ш	#	Ħ	н		Ħ	#	Ш	Ш	Н	#	#	Ħ	Ш	Ш	#	#	#	#		Н	#	#	Ш	#	H	Ħ	#	Ħ	Ħ
	Ш		\mathbf{H}	Ш	Ш	Ш	111	Ш	1	H	Ш	Ш	#	H	#		#	#	Ш	Ш	Н	\blacksquare	Н	Ш	Ш		\blacksquare		\parallel	Ш		Ш		Ш	Ш	\blacksquare	Н	Ш	H		Ħ
	Ш		#	Ш	Ш	Ш	1		\mathbf{H}	Ш		Ш	+						Ш	\boxplus	\blacksquare	\pm		\pm	Ш	Ш	\pm		Н	Ш		Ш	\pm	\pm	Ш			Ш		\pm	Ħ
####	111	#	##	#	#	Ш	##	##	#	##	#;	##	#	Ħ	#:	Ħ	#	#	1	#	H	#	#	#	Ш	##	#		#	#	#	#	#!-	Ш	##	#	11	##	#	#	#
			\blacksquare	Н	Ш	Ш	Ш	Ш	Н	Ш	П	Ш	\blacksquare	П	П	П			Ш	Ш	Н	\blacksquare		Н	Н							Ш	-	\mathbb{H}	Ш		Ш	Ш	Ш		Ħ
			\pm		Ш	Ш	Ш	Ш		Ш		Ш		Н	Ħ	Ш	Ħ		Ш	Ш	Н	\pm		Ш	Ш	Ш	\pm		\pm	Ш	\pm	Ш	#	Н	Ш	\pm	Ш	Ш	\pm	Н	Ħ
		H	Ш	Ш	Ш	H	Ш	Ш	Ш	H	П	Ш	#	Ш	Ш	H	H	-	П	Ш	П	\blacksquare		П		Ш	H		H		П	П		П	П		П	Ш	П	H	Ħ
		#	#		$^{+}$	Ш	Ш	Ħ	Н	₩	H	Ш	\pm	Н	Ħ			\blacksquare		\blacksquare	Ш	\pm	\pm	Ш	Ш		\pm		#	\pm		Ш		Ш	Ш	\blacksquare	-11	Ш	Ш		Ξ
#####		##	##	1	#	H	#	#	##	##	H	##	#	#	Ħ		#	#	H	Ħ	H	#	#	#	Н	Ш	#	Ш	#	Н	+	H	#	11	##	#	H	Ш	##	#	Ħ
		Ш	\blacksquare		Ħ	П	₩	Ш	H	H			#		H		H	H		\blacksquare	Н	\blacksquare		П	П	Ш	H		Ŧ			Н		П	Ш	Н	Ш	Ш	Н		Ħ
	Ш	H	#	Ш	#	H	₩	Ш	Ш	H	Ш	H	$^{+}$	H	Ш	\blacksquare	#	#	Ш	Ш	Ш	#	#	#	\boxplus	Ш	#		#	Ш	\boxplus	\parallel	Ħ	Ш	Ш	$^{+}$	Ħ	Ш	\boxplus	Ħ	Ħ
####	Ш	#	#	H	#	H	#	Ħ	Ш	ШĒ	Ħ	#	#	Ħ	ţi.	Ħ	H	Ħ	Ħ	#	H	Ħ	#	Ħ	Ħ	ЩĦ	#	Ħ	Ħ	#	H	H	Ħ	Ħ	Ħ	Ħ	<u>i</u> f	Ħ	H	Ħ	Ħ
	Ш	H	\blacksquare		H	П	₩	H	Ш		Ш	Н	\parallel	Н	Ħ		H		Ш	\mathbb{H}	H	$^{+}$	\blacksquare	Ш	\blacksquare	Ш	H	H	Ħ			Ш			Ш	\blacksquare		Ш	Н		Ħ
	Ш	Ш	\blacksquare			Ш	Ш	Ш	Ш	Ш	Ш	\parallel	\sharp	Ħ	Ш		\parallel	\pm	Ш	Ш	Ш	Ш	#	Ш	Ш	Ш	#		\pm	Ш	Ш	Ш			Ш	+		Ħ	#	\pm	Ħ
####	Ш	Ш	#	Hĺ	Ш	H	Ш	H	Ħ	Ħ	Щ	H	#	H	H	H	Æ	#	Ш	#	Ħ	#	#	#	$^{\parallel}$	H	#	H	Ħ.	Ħ	HĪ	#	H	H	Ħ	H	H	腁	H	Ħ	Ħ
	Ш	III	\blacksquare	H	III:	Ш	Ш	H	₩	H	Πi	H	#	H	H	H	H	Ħ	H	\blacksquare	Ш	Ħ	\blacksquare	Ш	\blacksquare	ΠÌ	Ħ		Ħ	#	H	Ш	H		Ш	\blacksquare	H	Ш	Ш	\blacksquare	Ħ
	##	#	#		₽	Ш	#	Ħ	₩	#		Ħ	#	Ħ	Ħ		H	#	H	Ш	Ш	#	#	H	H	ЩН	#	Ш	Ħ	Ш	₩	\parallel	H	Ħ	Ħ	#	Ħ	Ħ	Ħ	Ħ	Ħ
	Ш		\blacksquare	Ш	Ш	Щ	Ш	Ш	Ш	Ш	П	Ш	\blacksquare	П	Н		H			\blacksquare	П	Ш		Ш	Н						Н	П				\blacksquare		Н	Н	H	Ħ
		Ш	-11	Ш	Ш	Ш	Ш	Н	Ш	Ш	Ш	Ш		Н	Н				Н	Ш	Ш	Ш	Ш				\pm		\pm	ш	Ш	Ш	Щ	Ш	Ш	\pm	ш	Ш	Ш	\pm	Ħ
####	Ш	##	##	##	#		##	Ш	##	#		##	#	#	#	#	#	+	11	##	Ш	#	#	11	Ш	#	#	#	#	#	#	Ш	#	++	#	1	11	##	Ш	#	Ħ
			\blacksquare	Ш	Ш	Ш	Ш		Ш	Ш		П	Ш	Н	Ш		Ш	-	Ш	Ш	Ш	Ш	\pm	Ш	Ш		#		\blacksquare		Н	H	-	Ш	Ш	\blacksquare	Ш	Ш	Ш	Η	Ħ
	Ш	H	#	Н	#	Ш	##	Ш	#	Ш		Ш	\pm	Н	H		Ħ	#	Н	₩	Ħ	Ш	#	#	##	#	#	\pm	#	#	$^{+}$	Ħ	#	H	##	#	#	##	H	#	Ħ
		Ш	#	1	#	Ш	Н	Ш	H	Ш	Щ	Ш	н	Н	ij.		H	\blacksquare	Щ	Ш	П	\blacksquare	1	Ш	П	#	#		Ħ	Щ		Н	Η.	Ш	Ш	Ш	H	Ш	Ш	Ħ	Œ
	Ш	Ш	\pm	Ш	Ш		Ш	Ш	Ш	Ш	Ш		H	H			Н		Ш	Ш	Ш	+	\pm	Ш	Н	Ш	\pm			Ш		Ш		\perp	Н	\pm	\blacksquare	Ш	Ш	\pm	Œ
####			##	##	#	Ħ	##	#	#	##	H	Ш	#	#	ш	#	#	#	Ш	#	Ш	##	#	Ш	#	#	#	#	#	#	#	#	#	#	##	#	#	#	Ш	#	Ħ
		Ш		H	Ш	П	Ш	Ш	Ш	H	Ŧ	Н	\blacksquare	H	Н		Н	\pm	Ш	Ш	Ш	Ш		Ш	Ш		\mp	\equiv	Н		Ш	Н	\blacksquare	Ш	Н	\blacksquare		H		Н	Œ
		#	\pm	Н	进	Ш	Ш	17	Ш	Ш	H	Ш			#:-		Ш	#	-14	Ш	Н	#	\pm	Ш	Ш	##	\pm	#	\pm	#	Н	н	H.	Ш	Ш	\pm	#	Ħ	Н	#	#
1111111		Ħŧ	##	11	#	Ш	##	111	##	##	H	##	#	#	н		#	#	Ш	111	H	Ш		Ш	Ш	Ш	\parallel		#	#		н	1	Ш	Ш	Ш	\parallel	Ш	Ш	Ħ	Œ
	Ш	Ш	\blacksquare	Ш	Ш	Ш	Ш	Ш	Ш	Ш		Ш	\pm	Ш	Ш	Η	Η		Н	₩	Ш	Ш		Ш	Ш		+		\pm	Ш	\pm	Ш		Н	Н	Н		Ш	Ш	#	Ė
####	Ш	Ħ	#	H	#	H	##	##	Ħ	Ħ	Н	Ħ	#	#	#	H	#	#	Ш	##	Ħ	##	#	#	##	#	#	#	#	Ħ	#	#	#	##	##	#	#	Ħ	Ш	#	Ħ
HHH	Ш		\mathbf{H}		Ж	П	Ш	H	Н	П	E	Н	\blacksquare	Н	H	\blacksquare	П	H		Ш	Ш	\blacksquare	\blacksquare	Н	Ш	H	Н	\blacksquare	\blacksquare	\mp	П	Ŧ	-	Н	П		4	Н	Ш	\pm	Ξ
	Ш			Ш	Ш	Ш	Ш	Ш	Ш	Ш		Ш	\pm	\pm	Ш		Ħ	\pm	Ш	Ш	H	Ш		Ш	Ш	#	\pm		\pm		Ш	Н	Ħ	H	Ш	\pm	\pm	Ħ	Н	Ħ	Ħ
#####		##	##	#	#	H	#	#	#	##	Ш	Ш	#	#	Ħ	#	#	#	Ш	##	H	##	#	Ш	##	##	#	#	#	#	#	$^{+}$	#	Ш	H	Ш	#	Н	Н	H	Ŧ
	Ш		#		Ш	Ш	Ш		Н	Ш		Ш		Н	Ш		Н			Ш	Ш	Ш		Ш	Ш		1		\blacksquare					Ш	Ш	Ш		Ш	Ш	\pm	Ē
		Ħ	##		Ħ	Ш	#	ŧit	Ш	#	Ħ	Ħ	#	Ħ	Ť	\pm	Ħ	#	Ħ	##	Ħ	Ħí	#	##	#	ŦijŦ	#	#	#	#	H	#	Ħ	H	##	##	ri t	##	Ħ	#	ŧ.
		Ш			Ш	Ш	Ш	Ш	H	Ш	Ш	Ш	#	П	Ш	Н	H		П	Ш	Н	Ш	Н	П	Ш		Н					Н		Ш	Ш	П	П	П	П	H	Ħ
	Ш				₩	Н	H		H		Н	Ш	\blacksquare	H	Ħ		Ħ	\pm		\blacksquare	Ш	Ш	\blacksquare	Ш	\blacksquare	Ш	Ħ		\pm			н	#	Ш	Ш	Ш		Ш	Ш	\pm	Œ
1111111		1	#	H	#	Ш	Ħ	Ш	Ш	Ħ	Ш	††	#	Н	#		Ħ	#	+	#	Н	Ш	#	H	##	##	#	#	#	Ħ	\parallel	#	#	H	Ħ	Ш	#	##	Ħ	#	Ħ.
HHTT	Ш	HΤ	#	H	HT	HĪ	Ħ	HĪ	#	HΨ	H	Ħ	Ŧ	H	Ħ	Ħ	Ħ	Ħ	H	H	Ħ	11	H	HŦ	Ш	\mathbb{H}	Ħ	H	Ħ	HΤ	Ħ	#	ΗŦ	H	Ħ	H	H	Ħ	П	Ħ	Æ
	Ш	H	\blacksquare	Ш	H	H	Ш	H	H	Ш	Ш	H	\parallel	Ш	Ш		Ш	\parallel	Ш	\blacksquare	Ш	Ш	Ħ	Ш	Ш	\blacksquare	Ħ		\blacksquare		Ш	Ш		Ш	Ш	Ш	\pm	Ш	Ш	Ħ	Ŧ
ШШ	Ш	Ħ	#	Ш	#	Ш	₩	Ш	Ш	#	Ш	Ш	#	Ш	Ш		#	#	₩	ш	Ш	ш	\pm		\boxplus	#	Ш		\pm	Ħ		Н	Ш	Ш	Ш	Ш		#	Ш	Ħ	Ħ.
####	Ш	#	#	Щ	#	HĪ	##	ţ#	#	HΨ	Щ	Ħ	#	Щ	ĮŢ.	Ħ	#	#	П	H	H	#	\blacksquare	Щ	#	#	Ħ	H	#	H	Щ	H	ΗŦ	Щ	#	\prod	H	Ħ	П	Ħ	Ξ
ШШ	Ш	Ш	#	Ш	Ш	Ш	Ш	Ш	Ш	Ш	Ш	Ш	\parallel	П	Щ		П	I	Ш	Ш	Ш	Ш	П	Ш	Ш	Ш	Ш	Ш	I	Ш	Ш	П	Ш	Ш	Ш	Ш	Ш	Ш	Ш	Ħ	Œ.
	Ш	Ш	#	Ш	#	Ш	Ш	₩	#	#	Ш	Ш	#	Ш	Ш	\blacksquare	Ш	#	Ш	Ħ	Ш	\parallel	\pm	Ш	Ш	#	#	Ħ	$^{\parallel}$	Ħ	Ш	#			#	₩	Ħ	H	H	#	ŧ
HHITT	ΗП	HΤ	#	Ħ	HΤ	H	詽	H	Ħ	HΤ	Щ	Ħ	Ħ	Ħ	Ħ	H	Ħ	#	H	H	H	H	H	H	H	#	Ħ	ΗĒ	Ħ	HΤ	H	Ħ	ΗŦ	HĪ	Ħ	\blacksquare	H	Ħ	Ħ	H	Ξ
HIHH	Ш	$^{+}$	\blacksquare	Ш	#	Ш	₩	臣	Ш	Ħ	出	Ш	#	Ш	H	\pm	H	\pm	H	₩	H	#:	#	Ш	Н	掛	Н	\pm	#	\pm	\boxplus	Ш	Ħ	H	₩	Ш	井	Ш	Ш	#	ŧ
####		#	##		#	H	#	##	#	##	H	Ħ	#	#	H	#	H	#	H	#	H	Ш	$^{+}$	ш	##	##	#		#	##	#	H	#	Ш	Ħ	Ш		Ш	П	H	Ξ
1	Ш	H	Ш	H	Ħ	H	₩	H	Ħ	Ħ	H	П	Ŧ	H	Ħ	H	Ħ	Ħ	H	Ħ	Ш	П	\blacksquare	Н	П	\blacksquare	Ħ	H	Ŧ	H	H	П	H	П	H	Н	Н	H	Ш	$^{+}$	Ŧ
	Ш	₩	Ш	Ш	₩	Ш	₩	₩	₩	₩	Ш	Ш	#	Ш	\pm		Н	\pm	Ш	₩	Ш	Ш	\pm	Ш	Ш	#	$_{\pm}$	#	#	Ш	Ш	Н	Ш	Ш	Ш	$^{\pm \pm}$	#	Ħ	H	#	Ŧ
HH	Ш	ΉŦ	Ħ	H	詽	HĪ	Ħ	ţ(Ŧ	Ħ	HŦ	Ħ	Ħ	Ŧ	Ħ	Ħ	Ħ	Ħ	Ħ	Ħ	#	ļΠ	Ħ	#	HŦ	Ħ	#7	Ħ	Ħ	#	ΉŦ	H	Ħ	Hī	H	Ħ	H	Ŧ	Ħ	Ħ	Ħ	Ξ
	Ш	Ш	#		Ш	Ш	Ш	Ш	Ш	Ш	Ш	Ш	\pm	Ш	Ш		Ш	#	Ш	Ħ	Ш	Ш	\pm	H	\boxplus	##	+		#		Ħ	Ħ	Ħ	Ш	Ш	Ш	#	₩	Ш	#	ŧ
HHHH	Ш	Ш		Ш	Ш	Ш	Ш	Ш	Ш	HF	H	H	#	H	Н		Ħ	H	H	#	Ħ	$^{+1}$	+	H	Ħ	#7	Ħ	H	Ħ	HF	1	Ħ	#	H	Ħ	Ħ	#	H	Ħ	H	Ŧ
HHH	Ш		\blacksquare	П	Ħ	Ш	Ħ	П	П	H	П	H	\blacksquare	П	Ħ		Ħ	H	H	H	H	Ш	\pm	H	Н	Ш	H		\blacksquare	H	H	H	H	H	\mathbb{H}	\blacksquare	\blacksquare	Ш	Ш	#	ŧ
	Ш	#	#	Ħ	Ш		\boxplus	Ħ	Ш	Ш	Ħί	Ш	\parallel	Ħ	Ħ		Ш	#	ij	₩	Ш	Ħ	\pm	Ш	Ш	ŦÌ	Ш		#	曲		Ħ	Ħ	Ш	Ш	\parallel	Ì	#	Ħ	#	Ŧ
HIIII	H	HF	ĦĒ	H	Ħ	H	H	H	H	H	Щ	\prod	#	H	Ħ	H	Ħ	Ħ	П	#	H	П	Ħ	H	Ħ	#	Ħ	Ħ	Ŧ	H	П	П	H	Ħ	H	Ħ	Ħ	Ħ	Ш	H	Ξ
	Ш	Ш	\blacksquare	Ш	H	Ш	₩	H	Ш	Ш	Н	Ш	Ħ	H	Н	H	Ħ	\blacksquare	Ш	Ш	Ш	Ш	\blacksquare	H	Н	\blacksquare	H		\blacksquare	H	H	П	H	Ш	Ш	\blacksquare	\pm	Ш	Ш	#	#
#####	###	##	##	Ħ	##	Ħ	##	Ħ	##	##	Ħ	##	#	Ħ	#	#	Ħ	#		#	H	##	#	H	H	##	#	#	#	#	H	#	#	#	##	##	#	##	Ħ	#	#




A Most Advanced Wafer Fab

The 6" wafer fab of EM Microelectronic-Marin SA is one of the most advanced fabs employing the revolutionary SMIF cleanroom concept, where only robots are working in a class 1 environment while men are operating in a class 1000 environment.

 ${\rm EM}\,{\rm received}$ as the first wafer fab in Europe the ISO 9001 certificate .

In 1993 "Semiconductor International", the world wide leading journal of the industry, honered EM with the "TOP FAB OF THE YEAR AWARD".



Distributed by:	



EM MICROELECTRONIC-MARIN SA

A company of SMH - Swiss quality, ISO 9001 certified